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Abstrat
Abstrat
In a semiondutor market dominated by portable onsumer appliations, embedded ash memory
tehnology has experiened a rapid diusion. It is now onsidered the preferred solid-state memory
solution for its nonvolatile harateristis, high read and write speeds and salability properties.
As tehnology sales down in the nanometer range, new aurate physial tools should be made
available to iruit designers, to support the development and optimization of highvoltage iruit
bloks.
A surfae potential-based model for the ash memory ell has been developed with the pur-
pose of providing a omprehensive physial understanding of the devie operation, suitable for
performane optimization in memory iruit design. An aurate validation methodology also ta-
kes into aount harge balane eets on the isolated oating gate node and parasiti ouplings
inside and between the memory ells. The ompat model supports DC, AC and transient analy-
ses, inluding program/erase bias salability, temperature eets, proess orners and statistial
variations. The results have been ompared to Tehnology Computer-Aided Design (TCAD) si-
mulations demonstrating that short hannel eets, overlap apaitanes and veloity saturation
dominate over the intrinsi behaviour of the ell in ultrasaled devies. The approah inludes
drain disturb and memory endurane degradation models due to oxide aging. These eets are
beoming dominant in ultrasaled devies. The model has been implemented using the Verilog-
A language for portability into ommon iruit simulators. Validation has been performed on
measurement results of test strutures integrated in a 65nm derivative NOR CMOS tehnology.
The ompat model development has been based on a rigorous modeling approah ombi-
ning onventional TCAD simulation tools with physially-based analyses. A new TCAD tool
has been proposed for the investigation of advaned quantum eets, band struture models,
quantum tunneling and multiphonon-assisted harge trapping eets in dieletris. The eets
of harge trapping in oxide layers and Si/SiO2 interfaes have been studied, speially fousing
on ash tehnology, where high voltage biases represent a major issue for dieletri degradation.
A multiphonon-assisted model has been oupled with a Poisson-Shrödinger quantum solver. A
novel impedane alulation method has been applied to the analysis of DC and AC MOS ha-
rateristis. This approah permits the physial modeling of trap lling, frequeny response and
devie eletrostatis. Transient eets of trap lling and trap-assisted tunneling through the ga-
te have also been investigated. The adoption of suh a multilevel approah permits to apply
the methodology to ash memory ells. This enabled the investigation of the role of defets on
eletrostatis and program/erase eieny redution.
The ash ompat model has been applied in a proess development and IC memory design
perspetive. Tehnology development requires a profound understanding of trade-os in ash
devies, whih aet DC, transient and longterm performanes. The design, integration and
haraterization of a 40KB memory setor for smart ard appliations has been performed to
demonstrate the apabilities of the ompat model.
Keywords: semiondutor devie modeling, ompat modeling, embedded ash memory,
Poisson-Shrödinger modeling, memory endurane, dieletri degradation, interfae & oxide de-
fets, multiphononassisted harge trapping.
3

Résumé
Résumé
Dans un marhé des semi-onduteurs dominé par les appliations portables grand publi, la teh-
nologie embarquée de mémoire ash a onnu une diusion rapide. Elle est devenue la solution de
mémoire à état solide préférée pour ses propriétés de non-volatilité, ses temps d'aès et d'éri-
ture très réduits et ses avantages en terme d'intégration. Alors que les dimensions des dispositifs
életroniques approhent le seuil du nanomètre, des nouveaux outils des simulations doivent être
mis à disposition des onepteurs de iruits pour le développement et l'optimisation de blos à
haute - tension environnants.
Un modèle ompat à potentiel de surfae de la ellule de mémoire a été développé an de
permettre une ompréhension omplète du fontionnement physique du dispositif. Une méthodo-
logie de validation préise inlut la prise en ompte des eets d'équilibre de harge sur le n÷ud
isolée, qui onstitue la grille ottante, et des ouplages parasites à l'intérieur et entre les ellules.
Le nouveau modèle ompat supporte les analyses DC, AC et transitoire, et omprent la dépen-
dane ave les tensions, la durée et les algorithmes de programmation et d'eaement, les eets
de température et ainsi que les variations statistiques. Les résultats du modèle ompat ont été
omparés à des simulations TCAD démontrant que dans les tehnologies avanées, les eets de
anal ourt, des apaités parasites et de la vitesse de saturation dominent sur le omportement
intrinsèque de la ellule. Le modèle ore également aux onepteurs la possibilité de déterminer
des ompromis importants, par l'inlusion des modèles de perturbation de l'etat de la ellule de
type drain disturb et de la dégradation de l'endurane de la mémoire due au vieillissement de
l'oxyde. Le modèle a été implémenté dans le langage portable Verilog-A et a ètè validé au moyen
de résultats de mesures eetuées sur des strutures de test intégrées en tehnologie CMOS 65nm.
Le développement du modèle ompat a été basé sur une approhe de modélisation rigoureuse,
assoiant les outils TCAD onventionnels ave des modèles quantiques avanés. Pour e faire,
un nouvel outil a été développée pour l'étude des eets quantiques, des modèles de struture
de bandes des matériaux, du tunnel quantique en régime diret et des eets de piégeage dans
les diéletriques. Les eets de piégeage de harge dans les ouhes de l'oxyde et aux interfaes
Si/SiO2 ont été étudiés. Se onentrant spéiquement sur la tehnologie ash, pour laquelle les
signaux haute tension représent un enjeu majeur pour la dégradation des diéletriques. Un modèle
rigoureu en prenant en ompte les transitions multiphonon a été ouplé à un solveur quantique
de type Poisson-Shrödinger. De plus, un modèle de l'impédane du transistor a été élaboré et
appliqué à l'analyse des aratéristiques du MOS en regimes DC et AC. Cette approhe permet la
modélisation physique du remplissage des pièges, de la réponse en fréquene et de l'életrostatique
du omposant. Les eets transitoires et l'eet tunnel assisté par pièges à travers l'oxyde ont
également été étudiés. L'adoption d'une telle approhe à plusieurs niveaux de modelisation ore
la possibilité d'appliquer la méthodologie aux ellules de mémoire ash. Le développement d'un
modèle ompat pour la dégradation et l'analyse du rle des défauts sur l'életrostatique et sur
l'eaité de programmation et d'eaement a été proposé.
Le modèle ompat de la ellule ash a été appliqué à l'optimisation du développement de
la tehnologie et à la oneption de iruits intégrés de mémoire. Le développement du proédé
tehnologique néessite une ompréhension profonde des ompromis, qui peuvent aeter les fon-
tionnements en DC, en transitoire et à long terme de la ellule. La oneption, l'intégration et la
qualiation d'un seteur de mémoire de 40KB destiné à les appliations de arte à pue (Smart
Card) ont été eetuées, an de démontrer les apaités du modèle ompat.
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Mots-lés : dispositif semi-onduteur, modélisation ompate, mémoire ash embarquée,
modélisation Poisson-Shrödinger, endurane, dégradation des diéletrique, défauts d'interfae &
d'oxyde, piégeage des harges assisté par transition multiphonon.
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Sommario
Sommario
Nel merato dei semionduttori permeato da appliazioni portatili e di tipo onsumer, la tenolo-
gia delle memorie ash inorporate, orendo vantaggi in termine di non-volatilità, ridotti tempi
di aesso e srittura e salabilità, ha onosiuto una rapida diusione, divenendo la soluzione di
preferenza per le memorie a stato solido. Con l'addentrarsi della tenologia nel dominio nanome-
trio, gli sviluppatori di iruiti analogii rihiedono nuovi strumenti preisi per l'ottimizzazione
dei blohi ad alta tensione.
In questo ontesto, un modello a potenziale di superie per la ella di memoria ash é
stato sviluppato, on l'obiettivo di orire una migliore omprensione dei regimi di operazione del
dispositivo durante l'ottimizzazione dei iruiti irostanti la matrie di memoria. Una proedura
di validazione aurata rihiede la onsiderazione di eetti di bilanio di aria sul nodo isolato
e di eetti di omponenti apaitive parassite nella ella. Il nuovo modello ompatto permette
l'analisi DC, AC e regime transitorio, inludendo le dipendenze sulla durata e sulle tensioni di
programmazione e di anellazione, eetti della temperatura e variazioni statistihe dovute al
proesso di fabbriazione. I risultati del modello sono stati onfrontati on simulazioni numerihe
TCAD, dimostrando ome gli eetti dovuti alla riduzione della lunghezza del anale, alla presenza
di apaità parassite e alla veloità di saturazione delle arihe, dominino sul omportamento
intrinseo della ella. Il modello ore la possibilità di valutare importanti ompromessi speii al
design di memorie ash, attraverso l'aggiunta di modelli per la simulazione di eetti di disturbo
sui terminali dei dispositivi, le omponenti parassite dovute all'interazione on le elle irostanti
nella matrie di memoria, e la resistenza della memoria al degrado del dispositivo. Il modello é
stato implementato in linguaggio Verilog-A per failitare la portabilità sui simulatori iruitali
SPICE di tipo industriale, e validato mediante misure su speihe strutture di test in tenologia
NOR 65nm CMOS.
Lo sviluppo del modello ompatto é stato basato sull'analisi rigorosa del dispositivo on te-
nihe numerihe di tipo TCAD onvenzionali e modelli sii avanzati. Un nuovo software di
modellizzazione é proposto per l'investigazione di eetti quantistii avanzati, eetti della strut-
tura a bande dei materiali, eetto tunnel quantistio e intrappolamento di arihe nei dielettrii
e alle loro interfae attraverso transizioni assistite da fononi. Un modello quantistio per l'in-
trappolamento di arihe é stato implementato in un simulatore Poisson-Shrödinger ed un nuovo
metodo per determinare l'impedenza sulla griglia del transistor é stato elaborato ed appliato per
l'analisi di aratteristihe DC e AC. Questo approio permette la modellizzazione sia del riem-
pimento dei difetti, la loro risposta in frequenza e il loro impatto sull'elettrostatia del sistema.
Il modello permette l'analisi degli eetti in transitorio e delle omponenti aggiuntive di tunneling
assistito da difetti. I risultati del modello sono stati appliati alla disriminazione degli eetti
del degrado dovuti al ambiamento dell'elettrostatia della ella e alla riduzione dell'eaia di
programmazione e anellazione.
Il modello ompatto della ella ash ha failitato lo sviluppo del proesso tenologio e il
design di un hip di test di 40KB di memoria per appliazioni smart ard. Il design, l'integrazione
e la aratterizzazione del hip dimostra le potenzialità del modello sviluppato.
Parole hiave: modellizzazione di dispositivi elettronii, modellizzazione ompatta, memoria
ash, modellizzazione Poisson-Shrödinger, endurane, degrado di ossidi, difetti in dielettrii e alle
interfae, intrappolamento di arihe.
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Introdution
Semiondutor memory devies and iruits represent key omponents of most of eletroni
systems due to the widespread presene of miroontrollers and software appliations, to
store fragments of exeutable ode or large amount of data. This large diusion has
pervaded all the setors of the semiondutor industry, experiening a signiant suess
following the emergene of reent appliations into our day-to-day lives: from the storage of
large amounts of information into portable eletroni devies to the performane improve-
ment in high-speed servers, from the storage of miroontroller's program ode into any
industrial equipment to simpler instrution sets (the so-alled rmware) of DSP (Digital
Signal Proessors) iruits or any programmable unit.
The development of the semiondutor memory market has rapidly progressed over the
years, as new appliations and memory tehnologies have beome available to industries
and mature to be ommerialized. All the presently available tehnologies an be lassi-
ed into two main ategories: RAMs (Random Aess Memories), whose ontent an be
hanged within a period onsidered short and omparable to the lok period of the system,
and ROMs (Read Only Memories), where the non-volatility aspet, i.e. the apability of
retaining the information virtually for ever, enables storage when the power supply is dison-
neted. The predominane of data-entri software appliations over omputation-entri
appliations neessitates the development of the an ideal memory tehnology, ombining
both the high performanes of RAMs with the high density and non-volatility properties of
ROMs. However, a more aurate evaluation of new memory tehnologies should nowadays
rely on a wide spetrum of riteria involving dierent domains and depending on produt
appliations and ustomer needs, from low-power requirements to integration apabilities,
from tehnology salability to integration ost and omplexity, from basi memory perfor-
mane to devie endurane.
A partiular lass of NVM (non-volatile memory) devies is represented by ash me-
mory tehnology, whose market has grown to beome a $20 billion/year giant in less than 3
deades [13℄. Flash memory tehnology is a lass of Eletrially Erasable-Programmable
ROM (EEPROM) originally developed by Masuoka in 1980 [4℄ and 1987 [5℄. In suh a de-
vie, the measurable attribute, i.e. the information, is represented by an eletrial harge
and the non-volatility aspet is ahieved storing a given amount of harge on an isolated
oating-gate (FG) node. As a benet of its advantages, whih inlude nonvolatility pro-
perties, endurane and reliability, high aess speed and salability, the EEPROM Flash
memory tehnology is nowadays the preferred storage memory in many portable onsumer
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and omputer appliations. Reently, the market demands for inreasingly aggressive per-
formanes led to the development of advaned deep-submiron ash tehnologies, faing
new salability and integration issues.
Two mainstream Flash memory tehnologies have been developed to volume prodution:
• NOR ash is mostly used in embedded appliations; featuring high speed and noise
immunity, it is ompatible with low-power appliations and driven by the market of
portable appliations, oering random aess apabilities;
• NAND ash are able to ahieve higher paking density and onsequently lower ost
than NOR; this tehnology is suitable for large data storage, but not the ideal an-
didate for random aess memory appliations; the NAND arhiteture is indeed
restrited to serial read/write operation.
The two tehnologies also dierentiate in the memory matrix array organization and market
demands and diusion. In NOR arhitetures, the ells have ommon soure lines, normally
onneted to the ground terminal of the array. Eah ell an be addressed with its spei
bit-line. Among the appliations of NOR arhitetures one ould mention the storage of
parameters and instrution sets in DSPs' rmware in eletroni automotive appliations, as
well as ustomer data in banking with Smart Card dediated produts. Ciruitry omplex-
ity inreases when the funtionality to address a blok of ells onneted in series between
the ground line and single bit line ontats is required. NAND tehnologies are primary
dediated to end-user produts. In 2010, this latter tehnology was oupying 21% of the
total market of semiondutor memories, while NOR ash arhitetures represented a por-
tion equal to 12%. Nevertheless, both markets are in onsiderable inrease with an average
annual revenue growth of 12% [6℄.
Generally, CMOS devie performanes an be improved with the introdution of new
materials, new devie arhitetures and saling paradigms, or new fabriation proesses.
As a onsequene, the improvement in CMOS and post-CMOS tehnology has empowered
the development of advaned models to predit the behavior of the devie. For example,
the oxide thikness of new nanosale devies reahes few atomi layers and the inuene of
interfae eets between the materials dominates over the bulk material properties. More-
over, fabriation proesses in industrial CMOS tehnologies presently onsist of more than
200 steps. Complex heterostrutures, material staks and tehnology boosters are applied.
Advaned modeling tehniques are thus required to predit the eletrial behavior and
the proess variability, and to support the tehnology development and referene models
formulation for simpler iruit-level approahes. The improvements of TCAD advaned
models should proeed in parallel with the development of physial ompat models to
enable produt development with short design tapeout time durations.
Embedded nonvolatile RAM (eNVRAM) ompat models that are presented in lite-
rature are generally limited to reprodue the behavior of a single ash ell only in read
onditions, without onsidering the numerous physial phenomena that dene the nal
overall performane of the devie. While these models are suitable for end users, they
are insuient for IP designers implementing harge pumps or support iruits, and to
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physially analyse the long-term properties and related issues (endurane, data retention,
reliability, soft programming et.) of the ell.
Compat models development should involve validation using physial TCAD simula-
tions and hardware test-strutures. From a methodology point of view, a rigorous approah
ombines onventional TCAD simulation tools with physially-based models. The investi-
gation of physial phenomena and the alibration of empirial models implemented in
ommerial TCAD tools and ompat models an be performed in this view. In response
to the industrial need, new physially-based models have been developed in the aademi
world. However, their appliation to the industrial environment is rarely eetive due to
their limited versatility, portability, support and user-friendly interfaes.
TCAD analysis is speially required in devie reliability study. Speially fousing
on ash devies where high voltage biases represent a major issue for dieletri degradation,
the eets of harge trapping in oxide layers and Si/SiO2 interfaes require partiular at-
tention, as they ause unontrolled devie parameter variations and general devie lifetime
redution. In ash devies, the highly-energeti arriers in programming by Channel Hot
Eletron Injetion generate interfae and bulk oxide states, aeting DC and AC perfor-
manes, program/erase dynamis, memory endurane and retention.
This work develops within the Joint Development Agreement (JDA) between IBM Sys-
tems and Tehnology group and ST Miroeletronis in Crolles (Frane) and is supported
by the Laboratoire des Systemes Miroeletroniques at EPF Lausanne. Its main objetive
relies on the development of a 65nm NOR eNVRAM derivative tehnology for automo-
tive and smart ard appliations. A new physial, eient and portable ompat model
suitable for SPICE iruit simulations has been developed, implemented in Verilog-A, vali-
dated on TCAD simulations and extrated from measurements. The development of suh a
physial model requires the establishment of a fully-omprehensive modeling methodology,
investigating physial phenomena, improved onvergene shemes and model appliations
in ash memory devies. This inludes rst priniples simulations, TCAD analysis of the
eletrostatis of the ell, ompat SPICE model development and extration, and IC me-
mory design of a testhip using the extrated model. This approah has been adopted
in this work and a omprehensive desription of its onstituting parts is presented in this
doument.
The ore of the doument inludes 5 hapters:
• In Chapter 1, we desribe the general working priniples of a ash memory devie
in NOR onguration. An overview of the tehnology aspets, integration hallenges
and ell performanes is provided. By reviewing the modelling paradigms and state-
of-the-art approahes, the reader is able to identify the advantages and limitations
of modelling solutions presented in literature. Finally, iruit omponents in NVM
memory setors and issues emerging in IC memory design are desribed;
• in Chapter 2, a methodology to develop a surfae potential-based model for the ash
memory ell based on 2D and 3D TCAD simulations has been developed. This
enabled the omprehensive physial understanding of the devie operations and ele-
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trostatis eets. We investigated the inuene of short-hannel eets, overlap a-
paitanes and veloity saturation with respet to the intrinsi behaviour of the ell
in ultrasaled devies by means of TCAD simulations. A robust algorithm is imple-
mented to solve the harge balane on the isolated oating gate node, taking into
aount parasiti ouplings in the ells. The new ompat model supports DC, AC
and transient analyses, inluding program/erase bias salability, temperature eets,
proess orners and statistial variations. The model has been implemented using
the Verilog-A language to guarantee ompatibility with ommon iruit simulators
and has been validated using 3D TCAD simulations and measurement results on
designed test strutures;
• in Chapter 3, the eets of oxide degradation in CMOS tehnologies have been ana-
lysed. A rigorous MultiPhonon-Assisted (MPA) harge trapping model has been ou-
pled with a PoissonShrödinger solver and a novel impedane alulation method
has been applied to the analysis of DC and AC MOS harateristis. This approah
permits the physial modeling of trap lling, frequeny response and devie eletro-
statis, as it intrinsially takes into aount self-onsistene in the struture. The
spatial/energy distributions of apture/emission time onstants are modelled. Tran-
sient eets of trap lling are also investigated as Charge Pumping (CP) tehniques
an be adopted to extrat interfae trap onentration proles. The haraterization
methods are ompared extrating the energeti and spatial regions ontributing to
the response;
• in Chapter 4, seondary eets in ash memory devies are desribed and integrated
in the aforementioned ash ompat model. Towards a more analytial approah
for the eets of defets of Chapter 3, a semi-analytial model for harge trapping
and degradation has been implemented and the eets of degradation on endurane
harateristis analysed. Compat solutions have been adopted to model disturb
and ross-ouplings in ash memory arrays, validating the approah on hardware
and TCAD. Statistial analysis is a valuable funtionality to permit designers to
investigate the worst-ase onditions of the devie;
• in Chapter 5, the appliations of the ompat model to IC memory design are de-
sribed: strategies for program/erase pulse analysis and optimization permit to de-
termine the best onditions of operation of the memory ell. Finally, the design,
integration and haraterization of a 40KB memory setor for Smart Card (SC) ap-
pliations has been performed using the ompat model. Bit Line and Word Line
parametri ells have been developed to simulate a omplete set of devies in the
memory setor. Charaterization and funtionality testing of the memory test-hip
demonstrates the diret appliation of the physial SPICE model.
The formulation of the ompat model has also onduted to the development of a new
ustom-made modeling tool, named UTOXPP, whih has been adopted for the investiga-
tion of advaned quantum eets, band struture models, quantum tunneling and MPA
20
harge trapping eets in dieletris. The new tool is desribed in Annex C where its
funtionalities and appliations in CMOS tehnology are presented.
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Chapter 1
Flash memory tehnology
This Chapter exposes the basi working priniples of a ash memory ell and the state-
of-the-art of ompat modeling of the devie, suitable for the appliation to IC memory
design.
1.1 Working priniples and general denitions
The struture of a ash devie is illustrated in Figure 1-1: a single ell is onstituted
by a oating gate (FG) metal-oxide semiondutor eld-eet transistor (MOSFET), that
is apable of retaining a previously-stored eletrial harge for long periods of time even
when power is removed. This type of transistor is a standard MOSFET devie, whose
gate is onneted with one or more apaitors and is thus oating, i.e. ompletely eletri-
ally inaessible and isolated from the other nodes. The dieletri between the hannel
and the polysilion FG is also alled tunnel oxide and its thikness TOX results from a
ompromise between high program/erase (P/E) performanes and endurane/retention a-
pabilities. The layer between the FG and the ontrol gate is ommonly a trilayer stak
formed of a Si3N4 insulator (nitride) sandwihed between two layers of SiO2 and is also
alled oxide-nitride-oxide (ONO) layer. The apaitors are used to ouple the FG node to
the voltage biases that are applied to aess or ontrol the stored information. By appro-
priately biasing the four aessible terminals (drain - D, soure - S, ontrol gate - CG and
substrate bulk - B), one is able to sense or vary the harge into the FG node. The proess
of removing the harge from a FG is alled erase proedure, while the proess of storing it
program operation. Retrieving the information is performed in read operation. Triple-well
CMOS tehnologies are ommonly adopted to independently bias the isolated substrate of
the memory devie during read, program or erase operation.
Figure 1-2 shows the ommonly-used operating modes of industrial ash devies, to
sense, store and remove the eletrial harge in the FG node. The amount of harge at
the FG node an be sensed by relating it to eletrial parameters, e.g. the drain/soure
urrent IDS owing into the hannel of the MOSFET transistor onstituted by terminals
FG, D, S and B. In READ operation, the harge modies the threshold voltage of the
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Figure 1-1  Transmission Eletron Mi-
rosope ross-setion image along the
hannel length of a ash memory devie
in NOR onguration. In the zoom, the
terminals of the devie as well as the ox-
ide layers an be identied. Courtesy of
P. Guyader.
intrinsi MOSFET devie, so that one an hoose two stable referene amounts of harge
to represent the 1 and 0 memory states. The threshold voltage of the ell Vth is onsequently
modied. Several denitions are present in literature for this parameter [7℄; in this study the
onstant-urrent denition has been hosen, Vth being the voltage that has to be applied
to the ontrol gate to obtain an arbitrary referene IDS through a memory ell in read
operation. When a negative harge is present on the FG, Vth inreases and the urrent ow
is minimal (programmed state - 0); if the harge is removed, the ell MOSFET presents
a low threshold voltage and IDS inreases (erased state - 1). Sine the oxide ompletely
surrounds the FG node, the injeted harge is trapped in the oating gate and stores the
information.
Among the tehniques used to store or remove harges, FowlerNordheim (FN) tun-
neling and hannel hot-eletron injetion (CHEI) are the most diused solutions. Cell
programming an be ahieved using both the mehanisms. The tunneling of eletrial
harges through oxide layers has been applied sine mid 70s on thin oxide layers. Fowler-
Nordheim programming regime is ahieved when a positive high voltage dierene from
15V to 20V is applied between the ontrol gate, i.e. the word line in a strutured matrix ar-
ray, and the soure or the substrate of the ell
1
. This represents a more historial approah
and is still applied in NAND, AND and DINOR (divided bit line NOR) tehnologies where
high throughput is required sariing random-aess memory apabilities. Indeed, one
important advantage of suh a method relies on the fat that multiple wordlines an be
programmed in parallel using a very small programming urrent (less than 10nA/ell).
The Channel Hot Eletron Injetion (CHEI) operation onsists in applying a lateral
eletri eld along the hannel to inrease the energy of eletrons and fore a transversal
eletri eld between the oating gate and the hannel to enhane arrier injetion. Con-
trary to FN tunneling, this low-eieny mehanism requires large amounts of urrent (up
to ≈ 500µA/ell) and thus annot be used in high P/E through-put appliations. CHEI is
urrently the preferred approah for ell programming in NOR tehnologies where random-
1
The eletri eld would give a better indiation of the strong bias onditions and should be onsidered
a more preise indiator as high voltage devies have high applied potential drops with low oxide eletri
elds [8℄.
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aess apabilities are available, and narrow threshold voltage distributions are required.
Other drawbaks of CHEI inlude devie degradation that redue both memory endurane
and retention.
The erase operation is usually ahieved with reverse Fowler-Nordheim tunneling. In
the onsidered high eld regime, the ontrol gate is biased at high negative voltage while
a positive bias is applied on the soure line and/or the isolated substrate of the devie.
The required erase urrent remains quite low, enabling the possibility to erase in paral-
lel vast portions of the memory matrix. The low urrent onsumption also ontributes
to relax requirements in embedded appliations and permitting the integration of simpler
iruit bloks for the generation of the required high voltage biases diretly on hip. How-
ever, due to the exponential dependene of the tunneling urrent with oxide thikness and
harateristis, aurate proess ontrol is required to ahieve narrow Vth distributions.
FG
ONO
CG
DS
(b) FN Erase
e-
FG
ONO
CG
DS
(a) CHEI
Program
e-
Figure 1-2  Operating modes of a ash
memory devie. On the top of the
gure, the drain urrent is shown as
a funtion of the ontrol gate voltage.
The devie swithes between two or
more states (program and erase states),
represented by a dierent amount of
eletrial harge stored on the oat-
ing gate. In (a) program mode ope-
ration by Channel Hot-Eletron Inje-
tion in the Lowly-Doped Drain (LDD)
region is shown. Erase mode by Fowler-
Nordheim tunneling aross the Tunnel
Oxide and uniformly along the entire
hannel is represented in (b).
P/E algorithms are able to injet/remove a given amount of harge into the oating
gate reating a negative eletrial potential, whih then translates into a dierent threshold
voltage of the equivalent MOSFET. As previously mentioned, the ommonly adopted P/E
mehanisms have several advantages and drawbaks that have to be arefully evaluated
onsidering the total threshold voltage window, the spread of Vth distributions of the me-
mory states, the devie power onsumption, the ell degradation and memory retention,
and the possibility of exploiting P/E parallelization. Program/Erase eienies an be
analysed evaluating the threshold voltage or the read urrent variation as a funtion of
time. The latter approah is of partiular importane in multistate memory arhitetures
or in aged devies where harge leakage aets retention.
Variability between the ells of the matrix array auses the devies to have variable
25
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harateristis, inluding variations of eletrial properties of the layers omposing the ash,
geometrial asymmetries, dierent harateristis of material interfaes. The omposition
of all these variation results in a wide distribution of the ell performanes, inluding
the threshold voltage of the devie. For this reason, modelling solutions should be able to
disriminate suh variations to oer designers the possibility to analyse worst ase senarios
and analyse potential trade-os.
Memory retention in a non-volatile memory tehnology is represented by the amount of
elapsed time between data storage and the detetion of a erroneous readout of the data [8℄.
Retention in ash memory tehnology is assoiated to the apability of the devie to have
redued harge leakage from the oating gate. In modern Flash devies where high elds
are required to swith the state of the devie, interfae and oxide defets are onsidered the
main responsible of Stress-Indued low-eld Leakage Currents (SILC), whih derease the
quantity of stored eletrons and alter the non-volatile information. It has been quantied
that in deep-submiron tehnologies where the FG apaitane is approximately 1fF and the
number of stored eletrons in the FG does not exeed 20000, a loss of ve eletrons per day
permits to ahieve a ommonly-aepted speiation of 10 years in data retention [9℄. Suh
requirements are even more aggressive in partiular appliations, e.g. in the automotive
setor, where the devie should be able to operate in a wide temperature range. Retention
performanes an also be aeted by the properties of the materials, devie geometries and
arhiteture, P/E algorithms adopted in iruit design.
Another parameter altered by devie degradation and eletrial stress is represented by
memory endurane, i.e. the apability of a memory devie to withstand eletrial stress
onditions quantied in memory tehnologies by the number of P/E yles [8℄. Indeed, the
devie experienes Vth window losure or shift phenomena after a given amount of P/E
operations whih represent a serious onern for IP designers developing sense amplier
iruits for deteting the state of the devie.
Word-line (WL) and bit-line (BL) disturbs represent other major issues in ultra-saled
tehnologies. Indeed, in NOR array ongurations programming and erasing an be
ahieved only by biasing entire WLs and BLs in high voltage onditions. The programming
disturb present on the unseleted erased devies (attaked ells or vitims) belonging to
the same WLs (WL or gate disturb) may indue tunnelling of eletrons from the hannel
to the FG. BL disturbs an generate from both program and read onditions. In suh a
ase, the vitim ells share the same BL of the devie to be programmed or read. Also
in this ase the programmed ondition is more sensitive to disturb as it is suspeted that
hot hole injetion (HHI) phenomena our from the hannel and redue the amount of
eletrons stored into the devie [10, 11℄.
Although all the mehanisms detailed above have been investigated with ompat solu-
tions, tehnology saling is faing an inreasing number of issues related to quantum-eets,
arrier onnement, reliability and oxide interfaes issues. As a onsequene, more aurate
and rigorous quantum models should be developed to at as a referene for ultra-saled
devies (see Chapter 3 and Annex C).
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1.2 Modelling of ash memory devies
All ompat DC models for ash devies desribed in literature divide the ore of the devie
in two bloks: a apaitane network, mainly represented by the intra-poly apaitane,
whih isolates the oating gate node from the other terminals, and a MOS devie, also
alled equivalent transistor, whih represents the ative omponent of the struture and
whose gate is onstituted by the oating node. The struture of the equivalent transistor
an be obtained ontating the FG of the ell by shortening it with the ontrol gate. This
permits the haraterization of the ative region of the devie.
1.2.1 Modelling methodology in industry
Compat or SPICE models in miroeletronis reprodue the behaviour of eletroni de-
vies and nd appliation in iruit design. They onsist of analytial solutions with whih
IC designers an verify the eletrial behaviour into modern iruit SPICE simulators.
They provide a mathematial representation of the eletroni devie for the alulation
of the terminal harges and urrents depending on bias, geometry, temperature and other
operating onditions. Compat models elegantly merge physis, simpliity, universality,
auray and eieny. With devie saling towards deep sub-miron, the development of
ompat approahes often requires trading o model performanes with physials auray
and simpliity. The emergene of extrinsi phenomena requires new eets to be intro-
dued, inreasing the number of model parameters and thus the extration omplexity. In
the ase of MOSFET devies, ompat models are usually strutured with an intrinsi ore
model, that denes the transistor behaviour for the urrent and harges alulation, and a
series of extrinsi models to simulate the resistive and apaitive omponents in the stru-
ture (aess resistanes, juntion and overlap apaitanes, interonnetions, et.) and the
parasiti urrents owing in the struture (gate indued drain leakage - GIDL, juntion
and oxide leakage, et.).
The state-of the-art of ompat models of MOSFET devies adopted in industry [12℄
an be divided into three ategories depending on the method adopted in the development
of the intrinsi models: threshold voltage-based, harge-based and surfae potential-based
approahes. Threshold voltage-based models inlude the family of BSIM [1315℄ developed
by the University of Berkeley and MM9 from Philips [16℄, and are regionals models where
urrents and harges are determined analyzing the devie in separate operating regions and
using smoothing funtions for the intermediate transitions. These models fae issues when
reproduing the physial behavior of the devie as empirial parameters are introdued to
ontrol the smoothing of the transition. Consequently, other approahes are gradually re-
plaing regional models. Charge-based approahes rely on the alulation of the inversion
harge in the hannel and are derived from the harge sheet approah originally adopted
by Brews in 1978 [17,18℄. One of the most important representatives of this ategory is the
EKV model, whih founds important appliations in IC analog design [1922℄. Although
these approahes are presently adopted by a large number of researh groups, the organism
for the standardization of ompat models (Compat Model Counil) reently hose sur-
27
Chapter 1. Flash memory tehnology
fae potential-based models as future replaement of regional models. This last ategory
inludes HiSIM [23℄, MM11 [24℄, SP [25, 26℄ and PSP [2729℄ models, where analytial so-
lutions permit an aurate and eient determination of the surfae potential in the MOS
hannel.
1.2.2 Modeling of the oating gate voltage in DC onditions
The speiity of the ompat models for ash devies relies on the alulation of the
oating gate potential. This setion details the two paradigms that ould be adopted to
this purpose.
(i) Capaitive oupling oeient models - CCM
The origin of the rst ompat oating-gate models is found in the mid 80s with the appli-
ation to EEPROM ells. In suh an approah, originally proposed by Bhattaharyya [30℄
and further adopted by Kolodny in [31℄, the base equations dening the oating-gate ope-
ration in read operation and the rst onepts of intra-ell oupling are introdued. The
harge QF0 stored inside the FG node in DC onditions an be expressed as a funtion of
applied biases and oupling apaitanes:
QF0 = CCF (VF − VC) + CFS(VF − VS) + CFD(VF − VD) + CFB(VF − VB), (1.1)
where VF is the potential on the FG, while CCF , CFS, CFD and CFB are the apaitanes
between the Floating Gate and the Control Gate, the Soure, the Drain and the Bulk,
respetively.
Assuming that one is able to determine the apaitanes in the struture, the oating
gate potential an be analytially determined using:
VF = αCVC + αDVD + αSVS + αBVB +
QF0
CT
, (1.2)
with CT = CCF + CFD + CFB + CFS expressing the total oating gate apaitane.
In this approah, the oupling oeients αj , dened as the derivatives of the FG
voltage with respet to the bias Vj applied to terminal j or equivalently as the oupling of
the FG with respet to the eletrode j, an be desribed by:
αj ≡ ∂VF
∂Vj
=
Cj
CT
. (1.3)
The urrents and harges in the ative region of the devie an be determined applying
any analytial model to the MOSFET formed by the terminals F, D, S and B and replaing
the gate voltage with the alulated oating gate potential. Several onsiderations may be
done on the results provided by this method:
• the threshold voltage of the devie Vth as determined from the ontrol gate terminal
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is linearly dependent on the harge stored in the oating gate node and the shift of
the harateristis is given by ∆Vth =
−QF0
CCF
; in the same way the hange in oating
gate voltage is given by ∆VF ≈ αC∆Vth = −QF0CT
• the model ompletely relies on the estimation of apaitive ouplings; these an
be onsidered model parameters but their aurate determination normally requires
aessing the oating gate potential during haraterization, a proedure that is
usually impossible to perform with a standard FG ell;
• the ontrol gate oupling αC ontrols the apability of the ontrol gate terminal to
indue the oating gate voltage; the ONO apaitane is thus a ritial struture
parameter for the optimization of the devie performane as an improved ontrol of
FG represents better program/erase performanes; a small gate oupling oeient
orresponds to a small harge transfer on the FG;
• due to the drain oupling, drain turn-on eet an our if one onsiders that the
MOSFET ative devie an ondut even for ontrol gate voltages VC < Vth [9℄;
• while the information an essentially be interpreted as binary, internally an analog
information represented by the amount of stored harge an be onsidered; multi-
state ells have also been proposed exploiting this property but they fae serious
retention and Vth distribution issues when the devie is saled down;
• the external threshold voltage in the absene of harge on the FG (QF0 = 0) is also
alled ultraviolet threshold voltage V UVth
2
and it represents an important variable for
ompat model extration;
• the hannel oupling ontribution is often negleted in Eq. 1.2 even though the large
voltage dynamis between erase and program onditions an result in undesired ap-
proximations in VF alulation during transient regime;
• when the aessible terminals are grounded, VF an be dierent from zero, depending
on the harge QF0.
The main drawbak of the apaitive method is related to the auray of Eq. 1.2: due
to the many extrinsi eets whih are dominating at sub-miron sale, the determination
of the oeients an be a hallenging task and the tehniques used to experimentally
extrat them are often not aurate enough to be applied to all the regimes of operation.
Generally, for the estimation of the αi oeients, the ontrol gate oupling oeient αC is
rstly determined while the other parameters are extrated by measuring the drain leakage
urrents or the dierene between the erase voltages [32℄ [33℄. The most ommon method
to alulate αC relies on the determination of the ratios between the threshold voltages,
transondutanes or subthreshold slopes of oating-gate ells and equivalent-transistor
2
In older EEPROM tehnologies, the ell was erased by UV treatment ompletely removing the harge
on the oating gate of the ell.
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devies. It is evident that, sine all the oeients are derived from αC , a minimal error
on the estimation of this parameter aets all the other oupling oeients.
A problem ommon to all the oupling oeient extration methods is the intrinsi
dierene between two strutures generated by proess variations, that an introdue ran-
dom dierenes in idential devies on the same array. Additionally, all the ases where a
omparison of equivalent-transistors and NVM harateristis is performed suer from the
fat that the two strutures present dierenes in the morphology of the ONO apaitane
due to the array onguration. Other issues in omparing equivalent-transistors and FG
ells depend on the adopted extration tehnique. The main limitation in the transon-
dutane method desribed in [31℄ is its sensibility to short hannel eets and mobility
degradation. The subthreshold method [34℄ is the most aurate, but it suers from the
fat that the oupling oeient αC is determined in subthreshold regime of operation
and its value annot be onsidered onstant for all the biases [9℄. Bez [35℄ estimated the
oupling oeient αC in the subthreshold regime of the transistor. In this region the
dependene of the oupling with respet to the total apaitane CT an be negleted and
the value of the parameter an be evaluated from the programming harateristis of the
ell, i.e. the variation of the threshold voltage shift ∆VT as a funtion of time, and from
the subthreshold urrent. Moison [36℄ onsiders a suession of write and erase operations
varying the hold time of the pulse and alulates the harge and the threshold voltage shift
at the end of the write operation.
The oupling ratios that have been dened as onstants, are in reality strongly depen-
dent on the biases [37, 38℄. Larher [38℄ proposed a new paradigm for the determination
of the oupling oeients dependeny using a ompat approah, showing an abrupt de-
rease of αC when the devie swithes in weak inversion onditions. It is thus evident
that the bias dependeny annot be negleted in an aurate and omplete physial model.
VF alulation errors inrease as the disrepany between the applied biased in the ope-
rating onditions and in the regime where the oupling oeients have been extrated
inreases [9℄. Sine the transient urrents are exponentially dependent on VF , these errors
an ompromise the aurate modeling of the transient dynamis.
Despite these limitations, the CCM also found appliation in several models for the
simulation of the P/E transient dynamis of oating-gate ells. In partiular, the lassial
formulation of the Fowler-Norhdeim urrent [3941℄ was adopted for the alulation of
the oating gate voltage variation as a funtion of time by [42, 43℄ in both program and
erase onditions. This approah has also been applied to ash memory devies, adding the
desription of CHE injetion urrents [44℄ and the eets of degradation on endurane [45℄.
(ii) Charge balane models - CBM
Flash ell devie modelling methodology has undergone a revolution during mid 90s when
iruit simulators have been introdued for the optimization and the analysis of produt
performanes. This need stimulated the development of more physial ompat approahes,
where the whole devie is modelled. In partiular, the ommon approah adopted nowadays
is based on the harge balane method (CBM), originally proposed by Larher and Pavan
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in [9, 46℄. It onsists on simplifying the ell into a MOS transistor, whose gate is the FG
of the ash ell, and a apaitor modeling the interpoly apaitane. This new paradigm
has the advantage of avoiding the use of onstant oupling oeients that ompromise
the auray on the alulation of VF .
A nonlinear equation derived from the balane of harges is iteratively solved at the
FG node. The total harge on this node is in fat the sum of the harge stored on the
gate of the MOS transistor QG and of the harge stored on the bottom plate of the CCF
apaitor.
QG(VF , VS, VD, VB) + CCF (VF − VC) = QF0. (1.4)
Sine the oating node is ompletely isolated from the other terminals, in DC onditions
QF0 is onstant while its value is hanged during an erase or programming operation.
All the other parameters present in the equation are known or an be determined from
geometrial onsiderations, as the harge QG an be alulated using standard ompat
models for MOS transistor suh as BSIM3 [13℄, EKV [1922℄, HiSIM or PSP [28℄. The
harge QG depends on all the biases in the intrisi MOSFET of the ell, and thus aurate
models are required for its alulation. The auray of the model is strongly dependent on
the preision of the adopted MOS ompat model. Additionally, to assure model salability,
physial models are required for the alulation of the ONO apaitane CCF . Even though
its value an be estimated by means of haraterization results on large area devies or
TCAD simulations, ompat salable approahes are preferred for its alulation.
If we summarize the harateristis of the two approahes, we an onlude that the
apaitive method based on the oupling oeients is simple and eient, thus it is
ommonly used in industry beause the determination of the parameters on fully automated
haraterization benhes is straightforward and fast. It oers a good estimation of the
oating gate voltage but suers from the extration of the oupling oeients in the
devie. Indeed, an aurate analytial alulation or experimental measurement of these
parameters is problemati, and presently there is no omplete ompat model for their
bias voltages dependene. When the oupling oeients are onsidered onstant, the
auray is ompromised, sine, aording to the onditions in whih the oeients are
determined, an overestimation or underestimation of the FG voltage an our, with a
onsequent exponential propagation of the error in the transient regime. In the harge
balane method, the determination of the oupling oeients is not required sine the
bias dependene of the harge is impliitly and selfonsistently integrated inside the MOS
gate harge model. The auray is improved but the omputational time is slightly higher
due to the solution of the nonlinear equation on the FG node. Also in this ase, the
parameter extration proedure is performed by applying the MOS parameter extration
proedure to the equivalent transistor ell. The potentiality of this paradigm however is
even more signiant, onsidering that all the models for salability, mobility, saturation
veloity, quantum eets, STI stress eets, et.. are integrated into the MOS models,
whose auraies are highly onsolidated in literature. Additionally, transient variations
of the injeted/extrated harges an be diretly inluded in Eq. 1.4. In this work, we
adopted the CBM paradigm in the development of the ash ompat model.
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1.2.3 Transient mehanisms modeling
This setion deals with the physial phenomena leading to the variation of QF0 during
program/erase operation. The NVM ell being an analog devie onstantly operating in
transient onditions, a partiular ritial point relies on the models of transient eets whih
determine the auray of program/erase simulation, disturb analysis and devie ageing
investigation. The most reent developments have permitted to dene ash ell models
based on the alulation of the surfae potential of the devie [4749℄. This failitated
an aurate alulation of the eletri elds in the struture and largely improved the
auray of the transient urrents alulation. A wide spread of models for the dierent
transient mehanisms in ash memory devies an be found in literature, overing both
program/erase by Fowler-Nordheim tunneling and program by CHEI. Other models also
inlude memory retention redution with trap assisted tunneling urrents or degradation
models for the variation of the marosopi performanes of the ells during yling and
disturb mehanisms.
Any urrent alulated with the aforementioned models an be applied to one of the
two paradigms for the alulation of the FG potential desribed in the previous subsetion.
Indeed, the injeted harge alulated by integration of the total urrent Itot from the bulk
and the S/D terminals to the oating gate is given by:
∆QF =
∫
t
Itotdt, (1.5)
and an be added to Eq. 1.4 for the transient evaluation of VF . Consequently, the most
important eort should rely on the alulation of losed-form expressions of the tunneling
urrents in the dierent mehanisms.
(i) Tsu-Esaki model and ompat approah for Fowler-Nordheim urrents
A large number of ompat models expressions in the dierent operating regimes derive
from the Tsu-Esaki model for tunnelling phenomena evaluation through a potential bar-
rier [50℄. In suh an approah, Eletron-ondution-band and Holes-valene-band tunneling
mehanisms are onsidered through an energy barrier representing a dieletri material be-
tween two semiondutor or metalli regions. Compat expressions have been derived for
diret tunneling onditions (trapezoidal barriers) and Fowler-Norhdeim tunneling (triangu-
lar barriers) and have been introdued in most of the industrial ompat models for gate
leakage modeling [39℄. The model will be desribed in detail in Chapter 2.
(ii) Program by CHEI
The preferred program mehanism in NOR tehnologies is based on Channel Hot-Eletron
Injetion: the energy of eletrons owing into the hannel in high drain bias onditions
inreases due to the high lateral eletri eld. Impat ionization ours as the arrier
approahes the low doped drain (LDD) region, generating holes and eletrons ouples.
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While majority arriers are olleted in the isolated P-well of the array, generating a weak
avalanhe substrate urrent, minority arriers ow towards the drain. However, due to the
high energeti tail of the arrier distributions [5153℄, some of the arriers have suient
energy to overome the tunnel oxide barrier and tunnel towards the FG. In ontrast to
quantum tunnelling, due to the omplex 2D nature of the Channel Hot-Eletron Injetion
phenomenon, only qualitative empirial models have been developed for ompat modelling
purposes. The physial and statistial omplexity of the mehanism require numerial and
Monte Carlo solutions to takle this aspet. Certainly the most diused approah in
ompat modelling is the luky-eletron model [54, 55℄, where the probabilities of energy
inrease, arrier sattering and injetion are onsidered as independent events.
More advaned numerial models rely on taking into aount non-loal aspets of sat-
tering mehanisms for the alulation of the non-Maxwellian energy distribution of arriers
along the hannel [5658℄. Suh approahes are not suitable for the onsidered ompat
solutions and require input onditions from Monte Carlo simulations. In partiular these
models rely on the physial determination of the eletron energy distribution in the han-
nel as a funtion of the lateral eld, the momentum distribution for the evaluation of
sattering events, and the rossing probabilities. Models that desribe the hot arriers dis-
tribution inside the hannel have been studied by numerous authors: heated distribution
funtions and Non-Maxwellian energy distributions have been proposed by Abramo [52℄,
Grasser [5961℄ and Fiegna [62℄. The distributions of old arriers have to be determined
as well to reprodue the transient dynamis in low-eld onditions and at the end of the
program pulse.
(iii) CHISEL operation
CHE injetion fundamentally suers from two main drawbaks: the drain voltage has
to be kept high enough so that eletrons aquire enough energy to ross the energeti
barrier of the tunnel oxide, making the design of voltage multiplier iruits hallenging in
embedded appliations; and the eieny of the injetion mehanism is very low with a
onsiderable power onsumption that makes ultra-saled tehnologies less suitable for low-
power appliations. In the reent years, new mehanisms for ell programming have been
investigated, in primis the CHannel Initiated Seondary ELetron (CHISEL) mehanism,
where a negative bulk biasing of the ash array is used to boost impat ionization at the
drain/bulk juntion. In suh a regime, after the reation of primary holes and eletrons in
the LDD region, the holes ionize again at the drain juntion due to the high eld applied,
and generate other e−/h+ ouples. While seondary h+ are olleted on the bulk, e− have
enough energy to ontribute to the injetion urrent as well.
Due to the large number of arrier interations and sattering events, the formulation
of ompat models faes serious hallenges when reproduing tehnology salability of the
phenomenon. The model proposed by Larher in 2002 introdues dierent interation
probabilities and alulates the distribution of arriers from Monte Carlo results [63℄.
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(iv) Trap assisted tunnelling, SILC and endurane
A serious onern in deep sub-miron ash memory tehnologies relies on the gate leakage
urrents whih eventually redue the amount of stored harge and ause information loss.
After the devie undergoes a ertain amount of yles and eletrial stress aross the oxide
layer, band-to-band and trap assisted tunnelling urrents linked with oxide degradation
phenomena emerge. These stress indued leakage urrent (SILC) omponents dominate
in high temperature appliations and are also onsidered responsible of inreased disturb
eets [64℄. SILC is usually observed in highly stressed devies as a arrier ow present
below the onset of diret/FN tunneling regimes and strongly limits the gate oxide thikness
salability and P/E voltages. Clear orrelation has been found between this parasiti ur-
rent and the oxide defet onentration, whih inreases as the devie undergoes additional
stress [65℄. Two omponents have been identied in inelasti trap assisted tunneling at the
origin of SILC: the steady state omponent ontributing to the oxide leakage is aused by
the apture and emission of arriers with multiphonon absorption/emission events [6669℄;
transient SILC is represented by the displaement urrent aused by the dynami lling of
traps [68, 70, 71℄.
While multiple haraterization tehniques based on harge pumping, admittane mea-
surements and DCIV analyses have been reently developed for extrating the trap onen-
trations in the oxide layers, a large number of empirial or ompat independent models for
the dierent trapping phenomena have been developed [7274℄. These ompat solutions
are used to extrat analytial defet distributions in eletrially stressed oxide layers but
their auray an be strongly limited due to the approximations in the models [75℄.
One of the most diused and omplete model for SILC has been formulated by Ielmini
in 2001 where apture/emission events of arriers from gate and hannel reservoirs are
alulated using an approah derived from the expressions of Tsu-Esaki tunnelling and
taking into aount the apture ross-setions of the defets. In suh a way, the steady-
state SILC urrent density is a funtion of the defet distribution NT and of an eetive
apture ross-setion, treated as an empirial parameter or extrated from more rigorous
simulations [69℄. The urrent also depends on the arrier oupation at the defet site
and in the substrate. A generalized Tsu-Esaki approah extended to harge trapping an
be adopted [69, 76, 77℄. On the other hand, the alulation of transient SILC omponents
requires the resolution of the transient rate equation with a numerial nite dierene
approah [68℄.
The ritial issue in SILC modelling is represented by the aurate and physial alu-
lation of the apture/emission time onstants. Although analytial solutions are usually
adopted for modelling the apture ross-setions studies performed with advaned physial
models show that multi-phonon inelasti tunnelling events dominate and thus the barrier
transmission and energy dependene should be taken into aount in the alulation.
Other models assimilate the entire urrent ontribution to a single defet plaed at a
single energy and in the middle of the oxide stak where the TAT urrent ontribution is
maximum [78,79℄. In suh ases, the total TAT urrent an be expressed as a funtion of the
trap apture ross-setion, the trap onentration NT and a uniform tunnel urrent density
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JT through an eetive energeti barrier. More reently statistial TAT urrent models
through multiple trap sites have been applied to the determination of SILC leakage [8084℄
and oxide leakage in novel oxide staks [8587℄.
(v) Disturb modeling
The optimization of P/E onditions for salability plays a ritial role in the tradeo
between tunnel-oxide reliability and devie performane. During asymmetrial program
operation by CHEI, it an be shown that oxide degradation is loalized at the drain over-
lap [88℄. Additionally, bitline biasing indues degradation by program disturb mehanisms
aused by hot-hole injetion (HHI) at the drain [11℄. Indeed, any ell sharing the same
wordline (bitline, respetively) with the ell being programmed, erased or read is subjet
to gate (drain, respetively) disturbs. These an enhane harge loss and degradation per-
formanes. In suh regimes, the eletrial elds in the tunnel oxide are smaller than the
nominal program ondition, but the average umulative disturb time is onsiderably longer
than a single program pulse [11℄. For this reason, the omplete analysis of ell reliability
should take disturb urrents into aount. However, a physial investigation of HHI meh-
anisms requires advaned 2D statistial simulations for the alulation of band-to-band
tunneling urrents, impat ionization eets and holes injetion [11℄, resulting in an ap-
proah not suitable for appliation to ompat models. Nevertheless, ompat solutions
exist and rely on variations from the lassial expressions of FN or CHEI urrents [89℄,
where the empirial parameters need to be extrated from haraterization and suer from
bias and tehnology salability.
Models desribed in Setions 1.2.3(i) and (ii) are developed in Chapter 2, while Chap-
ter 3 disusses the eets mentioned in Setion 1.2.3(iv). Chapter 4 inludes the modeling
of disturb dynamis.
1.3 IC design for ash eNVM
Analog ICs of embedded ash memory iruits are omplex arhitetures where the dierent
funtional bloks not only provide aess and modiation of the stored information, but
also testability funtions, repair/orretion iruitry and optimization of P/E algorithms.
The arhiteture of a ash memory hip inludes at least the following bloks:
• the ash memory array appropriately partitioned in small bloks or setors and or-
ganized in NOR or NAND onguration;
• row/olumn deoding iruits to provide the read/program/erase path from the ana-
log high voltage bloks to the ash ells;
• the analog management system onstituted by a group of high voltage multipliers,
regulators and swithes to generate and ontrol the voltage biases during the dierent
operating modes;
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• a series of sense ampliers to read the information with high throughput;
• a ontrol logi to generate the ontrol signals for the memory array and the analog
bloks.
A peuliarity of the design of ash memory iruits resides in the organization of the me-
mory matrix, whih strongly depends on the produt appliations, the P/E speiations
and the addressing sheme. In NOR arhitetures, the array is divided in setors in whih
the ells generally share a ommon soure line and an isolated p-well for the bulk ontat.
This onguration permits to adopt erase algorithms to restore logi 1 over an entire se-
tor. Setors are separated and surrounded by dummy ash devies to redue lithographi
proximity eets. In large memory arrays, parasiti apaitanes and aess resistanes on
the word and bit lines of the setors an play a role on the aess times and P/E dynamis.
For this reason, IC designers employ ompat models of entire WLs and BLs to properly
size the deoding drivers and meet the produt speiations. The aurate estimation
of the ross-oupling apaitanes between the ells in the array should be realized with
physial aurate models. Historially, memory iruit designers have adopted stati om-
pat models for ash devies, where simple stati orners provide an estimation of the
worst-ase ell eletrostatis. These onsist in separate extrated model parameter ards
that the designer an selet depending on the state under analysis. Suh an approah how-
ever does not provide any insight about power onsumption or P/E eieny as transient
urrents annot be evaluated. Other simpler approahes onsist in modelling entire bit
and word lines with distributed RC networks, whose parameters are extrated from TCAD
simulations of the omplete matrix interonnetion network. Equivalent iruits are also
used for estimating the load from the parasiti ross-oupling apaitanes, while the ONO
apaitane plays an important role as it represents a large portion of the WL load.
Deoding iruits are one of the most ritial bloks to be designed. Indeed, in ultra-
saled embedded tehnologies where the high voltage biases are internally generated, a high
voltage ondution path has to be reated from the voltage multiplying iruits to the ash
devies. For this reason, the derivative NVM tehnology inludes partiular thik-oxide
FETs, whih are able to sustain high voltage biases on the oxide stak and drive ash ells
in a dynami range from -10V up to +10V. The row deoder iruit is usually the rst
blok to be designed as soon as the array setor onguration is dened [90℄. Indeed, the
design is hallenged by the nal driver sizing that has to deliver suient urrent to drive
a long WL or BL, while it also has to t into the row pith of the matrix. Additionally,
the row deoder should be able to drive the devie in dierent bias onditions, from high
positive voltages in program and read modes, to large negative biases in erase mode. This
onstitutes a serious issue in low-power tehnologies, where the ontrol stimuli provided by
the logi blok are low voltage signals and generally not suient to reah the threshold
voltage of HV transistors and drive HV bloks [91, 92℄. As a onsequene, one or more
stages of level shifting iruits are designed to inrease the dynamis of the ontrol signals
to intermediate values or to the nal desired voltage [93℄. Hierarhial approahes in
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deoder design permit to redue the oupied area and partially solve footprinting issues
3
,
due to the fat that HV devies only slightly sale down with tehnology and the overhead
imposed by these devies an dominate.
Spei iruits are present in ash memory tehnology to handle the large variety of
voltage onditions to drive the devie. In an embedded low-power tehnology where a
single supply bias is available, several DC voltages need to be generated on-hip. More-
over, the market requirements driving the tehnologies to low-power operation ontrasts
with the high-voltage operation of ash devies, whih annot be subdued to preserve ell
performane speiations. As a onsequene, voltage-level shifting iruits provide an in-
terfae between the low-voltage digital signals and the analog memory array. Level-shifters
permit to inrease the dynami range of the low-voltage signal to the required high-voltage
signal. Critial trade-os exists between the swithing speed of levels shifters, ontention
mehanisms that slow down and redue the eay of the swithing and the dissipated
power. With the saling down of the digital supply level, new solutions have been pro-
posed. Some multi-stage approahes use intermediate voltage to gradually inrease the
dynami of the signal [91℄. This approah is relatively straightforward to implement, but
speed and area are negatively aeted. One of the most diused approah relies on the
ontention-redution sheme, where the swithing speed is improved by driving a ouple
of low-voltage drivers also on the up-level network [94, 95℄. Other solutions for power op-
timization have been developed for spei appliations operating the iruit in partiular
modes depending on the output voltage required (Bypassing Enabled Level Shifter [96℄).
Swithed apaitor iruits, or harge pumps (CP), are used to generate the HV biases
and eliminate the need of integrating transformers and indutors, whih may ause po-
tential eletromagneti-interferene onerns and inrease the ost. Additionally, in ash
tehnology high and well ontrolled internal programming/erase voltages are required, re-
gardless of the dereasing power supply trend. In general harge pumps are losed loop
systems, where the output is regulated at a determined level [97℄. Periodially harging
and disharging a network of apaitors by reonguring the iruit topology permits to
ahieve voltage boosting.
Dierent harge pump arhitetures are used in ash design to provide the high voltages
needed both in read, program and erase operation [97103℄. In read mode simple boost
iruits or voltage triplers an be suient as the voltage on the ontrol gate voltage needs
to be ramped only to values within the range of 4 - 5V to detet the state of the ell by
measuring its urrent. The drain voltage is maintained signiantly below the maximum
VDD supply and thus no CP iruit is needed in this phase. The speiations of the
harge pumps for the program mode strongly vary depending on the adopted program
tehnique. In CHE injetion, voltages as high as 9V need to be applied to the ontrol
gate (word line) of the devie. Sine no urrent ows from the ontrol gate to the oating
gate due to the thik isolation layer, the harge pump speiations on the load urrent
are relatively relaxed. On the other hand, the bit-line drain voltage in program mode
3
Footprinting onsists in the issue one faes when designing and mathing the large size of WL/BL
drivers with the redued dimension of the devie at layout level.
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needs to be inreased to 4V-5V and in this ase, due to the low eieny of CHE injetion,
the load urrent requirements an be quite high. Additionally, designers have to onsider
arefully-estimated loads for both the entire bit lines and word lines. This task an be
simplied by the use of omplete models for ash devies, whih an provide not only the
orret estimation of oupling eets and the load, but also the maximum injetion urrent
when programming the devie. Also in erase regime, high voltages are required to fore the
FN regime both on the ontrol gate and on the ommon isolated substrate of the devies.
In partiular sine high negative voltages need to be applied to the WL, negative voltage
multipliers are needed in this operating mode.
In Chapter 5 the importane in the development of an aurate ash model for some
of the iruit bloks will be disussed with a diret appliation to hip design in a 65nm
tehnology.
1.4 Conlusion
In this hapter, the tehnologial details of semiondutor ash memory tehnology have
been presented. This non-volatile memory tehnology relies on stoking the information in
an eletrially-isolated oating terminal integrated in a double-gate struture. The stru-
ture of the ell, the operating regimes and the denitions that determine nominal and
worst-ase performanes have been dened in the view of modelling the devie. The two
ommon modelling paradigms (CCM and CBM) in use for several deades have been pre-
sented, with an overview of supplemental models for the determination of the transient
urrents in the devie. Finally, insights into IC design for ash iruits have been given,
introduing the most ommon IP bloks to be optimized and stressing why ompat mo-
dels of ash ells are important in determining tape-out time and optimizing the design
eieny.
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Chapter 2
From TCAD to ompat modeling of
ash devies
2.1 Introdution
In this hapter, semi-analytial and ompat modeling approahes applied to ash NVM
devies are desribed using TCAD models as referene. The ash struture and modeling
methodology are introdued in Setion 2.2. DC/AC models have been developed around
a surfae potential-based ompat model for the intrinsi MOSFET part of the devie. A
novel salable and physial ONO apaitane model is proposed and applied to simplify
ompat model extration and provide geometrial salability. It has been hosen to build
the model adopting the harge balane paradigm introdued in Chapter 1. 2D and 3D
TCAD simulations have been performed to validate the approah. The role of ouplings
and the importane of their bias dependenies is illustrated and modelled.
Afterwards, semi-analytial solutions are adopted for program and erase transient meh-
anisms with non-loal and ompat approahes for CHEI and quantum tunneling for erase
urrent. Compat solutions are integrated to develop a SPICE model, alled NVM-SPICE,
and based on a surfae potential solution for the ore devie. In suh an approah, transient
urrents are alulated using losed-form expressions to support eient iruit simulation.
The omplete validation of the DC and transient model on measurement results per-
formed in an embedded 65nm derivative tehnology is illustrated in Setion 2.3. A desrip-
tion of the model veriation proedure from test strutures denition to haraterization
and veriation on equivalent transistors and ash ells is provided.
2.2 Struture desription and model methodology
The referene ash struture in NOR onguration that has been modelled in this work
is presented in Figure 2-1. 2D TCAD proess simulations have been performed with a
ommerial simulation pakage [104℄. Calibration on the 65nm node manufaturing proess
ow based on measurements has been performed using the most advaned dopant/defet
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pair diusion models. The 3D struture is built extruding the 2D ross-setions along the
width of the devie. It has been supposed that the doping prole is uniform along the
width of the devie; this rst order solution is aeptable when assuming that the inuene
of parasiti transistors in proximity of the Shallow Trenh Isolation (STI) region in the
width diretion an be negleted. In the left part of Figure 2-1, a 3D ross-setion of the
ell in the middle of the hannel is presented. The three 2D ross-setions following the
planes AA', BB' and CC' are shown in (a), (b) and (), respetively. The harateristi
geometrial dimensions width W , length L and oating gate wing Wfg are introdued.
This latter parameter represents the extension of the interpoly struture over the hannel
region in the width diretion and is of ritial importane for improving the ontrol of the
FG node with the CG.
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Figure 2-1  Left: 3D ross-setion along the length of the simulated ash struture. Right: 2D
ross-setions, (a) top view along AA' plane, (b) lateral view along the length, () transversal view
along the width. The doping prole of (b) is extruded along this diretion.
From the ompat modeling point of view, the struture an be divided into three main
distint parts: (a) a MOS devie, whose gate is onstituted by the oating gate of the ell;
(b) a network of apaitanes, whih eletrially isolate the oating gate from the other
terminals; () a set of urrent generators for onsidering the transient urrents into the
devie.
A suessful modelling of oating gate devies for iruit simulations requires onsider-
ing several key issues whih inlude:
• the eient and physial modelling of the intrinsi MOSFET harateristis using
surfae-potential or harge-sheet models for the analysis of the ative part of the
devie;
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• the aurate alulation of the oating gate voltage VFB in DC, AC and transient
onditions following the harge balane paradigm;
• the determination of intra and extra-ell ouplings for taking into aount 3D eets
into the ell struture;
• the evaluation of transient eets, inluding program/erase urrents, ontrolling the
nominal transient dynamis, devie degradation and disturbs;
• a physially-based and salable extration methodology to permit the model applia-
tion to next-generation tehnology nodes.
Figure 2-2 illustrates the features and eets taken into aount into the analytial
model [105℄. The majority of them is investigated in this hapter starting from numerial
TCAD simulations for the development of ompat approahes. In Chapter 4, omple-
mentary eets will be also desribed, inluding an endurane model to reprodue the
behaviour of degraded devies, disturb parasiti urrents, and statistial variations that
together with stati proess orners permit designers to address random spreading of the
eletrial harateristis and worst-ase design onditions.
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Figure 2-2  Building bloks and phys-
ial eets onsidered in the proposed
ash model.
2.2.1 DC/AC model
(i) Surfae potential alulation
In the present approah, it has been hosen to adopt a surfae potential model for a
more aurate estimation of the potential distribution in the MOS devie. Indeed, these
models are presently the standard approahes used in industry and reognized by the
CMC organism [106℄. Furthermore, these approahes permit the diret determination of
the potentials in the hannel and aross the oxide for tunneling urrent alulation. A
harge-based or surfae-potential based tehnique is also required for the implementation
of harge sharing model for short hannel and overlap eets.
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A rst ritial issue relies on the evaluation of the potential distribution aross the
hannel of the MOS devie that represents the ative part of the ash ell. Analytial
and ompat models are usually derived from Pao-Sah approximation [18℄, where the sur-
fae potential along the hannel ψS(y) at the Si/SiO2 of the MOS is determined. The
development of the 2D Poisson equation and the appliation of the gradual hannel ap-
proximation [17, 107℄ leads to the surfae potential equation (SPE) to be solved at eah
position y along the hannel:
(VFB − Vfb − ψS(y))2 = γ2ψT
(
e
−ψS(y)
ψT +
ψS(y)
ψT
− 1+
+e
− 2ψF
ψT
(
e
ψS (y)−VC(y)
ψT − ψS(y)
ψT
− 1
))
, (2.1)
where VFB denotes the oating gate voltage, Vfb is the at band voltage, ψT = kBT/q0 is the
thermal voltage alulated from the devie temperature T; ψF = −(EF −EI)/q0 indiates
the potential dierene between the semiondutor Fermi level EF and the intrinsi Fermi
level EI . The hannel voltage VC(y) in the hannel varies from the soure at y = 0 to the
drain y = L from VC(0) = 0 to VC(L) = VDS, respetively. The body fator γ is expressed
as:
γ =
√
2q0ǫ0ǫSiNchψT
COX
, (2.2)
being Nch the hannel doping and COX = ǫ0ǫox/TOX the tunnel-oxide surfae apaitane
and ǫSi/ǫox the Si/SiO2 relative permittivities.
Eq. 2.1 is a non-linear expression, whose solution requires an iterative sheme. An
analytial solution based on Taylor series approximation is ommonly adopted in ompat
surfae potential-based models [28, 108℄ determining ψS in the soure and in the drain
and applying the Symmetri Linearisation Method (SLM) for the linearisation of the bulk
and inversion harges (see Annex A and [109℄ for further details on the approximations
introdued). The appliation of the harge sheet approximation introdued by Brews [17℄,
permits to derive losed-form expressions for the terminal harges and for the urrent IDS
in the hannel.
(ii) ONO apaitane model
Having alulated the eletrostatis of the ative part of the ell, a novel physial model
has been developed and implemented to aurately determine the apaitane between the
ontrol gate and the FG, separated by an oxide-nitride-oxide (ONO) dieletri layer. This
model has been detailed in [110℄. Most ompat models used in industry onsider fringing
or orner apaitanes as tting parameters. This is not appropriate when tehnology
salability must be taken into aount. The proposed model is based on a struture-
deomposition approah and on the priniple of Gauss law integration along eletrial eld
lines between the CG and the FG [111,112℄.
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Figure 2-3 shows the ross-setions along the length and width of the devie where the
struture deomposition priniple is applied. The ONO apaitane CCF determined by:
CCF = Cpt + 2(Cpl + Cfl + Cft + 2Ccrn), (2.3)
results from the sum of: (a) two parallelplate apaitanes (Cpt and Cpl); (b) two para-
siti fringing apaitanes (Cft and Cfl) and () the apaitane Ccrn in the edge orner
separating Cpt from Cpl. The apaitanes Cpt and Cpl represented in Figure 2-3(a-b) are
alulated as Cpt = ǫ0ǫono
(Wfg+W )L
TONO
and Cpl = ǫ0ǫono
(TPO1−TONO)L
TONO
, respetively. TPO1 and
TONO indiate the polysilion gate and ONO stak thiknesses, respetively. An ee-
tive ONO permittivity ǫono, estimated from eletrial and physial measurements on large
apaitor strutures, has been adopted
1
. The orner omponent of CCF represented in
Figure 2-3() has been alulated using the Gauss law in polar oordinates Ccrn =
πǫ0ǫono
2
L.
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Figure 2-3  Struture deomposition priniple applied to the top view (a) and the ross-setion AA'
(b) of the ell. In (a), a part of the CG has been removed to show the FG. The two omponents
visible in (a) are the lateral parallelplate apaitane Cpl and the lateral fringing apaitane Cfl. In
(b), a top parallelplate apaitane Cpt and the related fringing apaitane Cft between the sides
of the two polysilion gates an be identied. The eld lines are approximated with semiellipses. For
symmetry reasons, the same apaitanes Cfl and Cft are present on the soure side. In (), sheme
of the rosssetion CC' showing the orner edge apaitane Ccrn and how the eletrial eld lines
distribution is approximated in this region.
The fringing apaitanes Cft and Cfl represent the oupling between the sides of the
FG and CG and have been alulated integrating the Gauss law along the eletri eld
lines. A rst appliation of this approah is found in [113℄ for the determination of stati
apaitanes, while it has been adopted by Goren in [111, 112℄ for the alulation of the
fringing omponents in transmission lines. Suh a method is based on the assumption that
the shape of the eld lines is known and an be modelled by mathematial expressions.
1
Similar onsiderations ould be applied separating the ONO stak in the dierent layers.
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Figure 2-4  Sheme illustrating the priniples for
the alulation of the fringe apaitane ompo-
nents by integration along the eld lines.
TCAD eletrial simulations on both the 2D rosssetions (a) and (b) have been performed
to justify the approximation of eld lines in semielliptial shape. Using Ramanujan's
approximation [114℄ their length is given by:∫
A(l)dl ≈ π
2
[
3(a+ b)−
√
(3a+ b)(a+ 3b)
]
, (2.4)
where a and b indiate the semiaxes of the ellipses. Following Figure 2-3 and 2-4, these an
be orrelated by a linear relation. For Cfl, one an assume a = y and b =
W+Wfg
2DFS
y+ TONO
2
,
while for Cft one has a = y and b =
TPO1
DFS
y + TONO
2
.
Assuming that the eletri eld F is onstant along the line A(l) and that the total
length of eah line an be omputed, we an write:
F =
VCF∫
l
A(l)dl
, (2.5)
where VCF is the voltage between the two onsidered terminals. We now alulate the
harge on the plates using Gauss law: QCF =
∫
S
S(s)ǫ0ǫoxFds, onsidering a surfae S at
the polysilion/oxide interfae olleting the eld lines and supposing that the eld line is
perpendiular to the surfae (onstant potential in the terminal). The fringing apaitanes
Cfr = {Cfl, Cft} per unit length are thus given by:
Cfr =
QCF
VCF
= ǫ0ǫox
∫
S
S(s)ds∫
A(l)dl
. (2.6)
Using ds = dxdy and knowing that the eld lines are parallel in the width diretion, the
previous equation an be rewritten with only the integration along y.
After substitution of A(l) in Eq. 2.4, one nds:
Cfr = ǫ0ǫoxκfr
∫ DFS
0
dy
π(λfry + ηfr −
√
αfry2 + βfry + γfr)
, (2.7)
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in whih the oeients are assoiated with geometrial parameters and alulated as in
Table 2.1 for the two fringing apaitanes. A more ompat approah onsiders straight
lines for modelling the eld lines:∫
l
A(l)dl ≈
√
a2 + b2. (2.8)
Consequently, one nds:
Cfr = pfrC
κfrCǫoxǫ0
2
√
αfrC
ln
(
1 +
4αfrCDFS + 2
√
αfrCβfrCDFS
βfrC + 2
√
αfrCγfrC
)
, (2.9)
where the prefator pfrC = 1/
√
2 has been introdued to take into aount the urvature
of the eld lines and attenuate the overestimation of the apaitanes.
Parameter Value for Cft Value for Cfl
αfr (3 +
TPO1
DFS
)(1 + TPO1
DFS
) (3 +
W+Wfg
2DFS
)(1 +
W+Wfg
2DFS
)
βfr 5TONO + 3
TONOTPO1
DFS
5TONO + 3
TONO(W+Wfg)
2DFS
γfr
3
4
T 2ONO
3
4
T 2ONO
ηfr
3
2
TONO
3
2
TONO
λfr 3(1 +
TPO1
DFS
) 3(1 +
W+Wfg
2DFS
)
κfr 2(W +Wfg − TONO/2) 2(TPO1 − TONO/2)
αfrC
T 2PO1
D2
FS
+ 1
(W+Wfg)
2
4D2
FS
+ 1
βfrC
TONOTPO1
DFS
TONO(W+Wfg)
2DFS
γfrC
1
4
T 2ONO
1
4
T 2ONO
Table 2.1  Model parameters used for the alulation of the fringe apaitane omponents of the
ONO apaitane. The geometrial variables adopted are indiated in Figure 2-3.
To validate the model, 3D TCAD numerial simulations are required as the value
of the ONO apaitane annot be measured due to the morphology of the struture.
Indeed, due to the omplete isolation of the FG, the terminal annot be ontated for
standard AC analysis. Measurements on equivalent transistor devies are not useful to
extrat the aurate value of CCF due to the mismath between the devie strutures.
Consequently, the value of the ONO apaitane has also been extrated from 3D TCAD
AC simulations and used for validating both the analytial and ompat ONO apaitane
models, for various lengths L (0.12µm < L < 1.00µm) and widths W (0.08µm < W <
1.00µm). Figure 2-5 shows the role of the dierent omponents in the alulation of the total
apaitane, as a funtion of both L and W of the ell. Figure 2-6 shows the preditions
of the ONO apaitane model for all the simulated dimensions of the devie, inluding
the FG wing Wfg, varying from 45nm to 115nm. The distane to ontat DFS is less than
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90nm and TPO1 = TPO0 < 100nm. Good agreement is found, demonstrating the apability
of the model to aurately estimate the FGCG oupling apaitane, even when the ell
is aggressively saled down to nanosale dimensions, e.g. for embedded and high-density
appliations.
Figure 2-5  Saling of the omponents of the ONO apaitane as a funtion of length L (left) and
width W (right) of the devie. 3D TCAD simulations are reported in symbols.
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Figure 2-6  CCF apaitane versus area of the ative devie W · L for a FG wing Wfg of 45nm (a)
and 115nm (b). Results alulated with the ompat model are shown in red lines while 3D TCAD
simulations are indiated in blue symbols. Dashed isolines indiate devies having the same L where
only W is saled, while devies on the same solid lines illustrate the saling in L.
(iii) Charge balane and oupling oeients
Using the harge balane paradigm introdued in Chapter 1, an iterative root-nding
algorithm to determine the oating gate potential VFS has been applied. Considering also
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transient eets, the harge balane equation is expressed as:
QG(VFS, VDS, VBS) + CCF (VFS − VCS) = QF0 +
∫
(IFS + IFB + IFD)dt, (2.10)
where the CCF apaitane is determined using the aforementioned ONO apaitane
model, the initial net harge QF0 on the oating gate remains onstant in DC simula-
tions and the MOSFET harge QG is determined at eah iteration from the value of ψS
(see Setion A.2 in Annex A). The urrents IFS, IFB and IFD between the oating gate
and the other terminals of the struture are determined with one of the transient models
desribed afterwards in Subsetion 2.2.2. Sine an analytial expression of the derivative
of the gate harge with respet to VFB is not available, the equation is solved with a regula
falsi method [115℄, whih guarantees both onvergene and speed (onvergene order≈ 1.6).
The model has been implemented in Verilog-A and integrated into an industrial SPICE sim-
ulator; this solutions oers a good ompromise between portability for SPICE simulators,
omputational speed and industrial appliation.
Figure 2-7(a) shows the variation of the oating gate voltage in DC with the ontrol
gate voltage VCS and the harge QF0 in the FG node for a long and wide devie. An
uniform doping prole with onstant value Nch = 1.45 · 1018m−3, while an oxide thikness
TOX=98Å has been used. The slope of the VFS(VCS) urve shows non-linearities in weak
inversion and represents the oupling oeient αC . In (), the dependene of αC on Nch,
TOX and Wfg is shown. The value of αC peaks in proximity of the Vth of the equivalent
transistor devie, where inversion ours, to beome relatively at at higher voltages.
Two-dimensional TCAD simulations have been performed on the 2D ross-setion in
Figure 2-1(b) for various devie dimensions, avoiding the inuene of width and STI eets.
The absolute value of αC is lower ompared to 3D simulations, but the shape of the urve
is preserved when varying W or Wfg. Figure 2-8 illustrates the results over a wide range
of bias voltages, revealing the dependene of the oupling oeients αC and αD for a long
devie where extrinsi eets are not onsidered. Both the oupling oeients present
a strong variation with the ontrol gate and drain bias voltages. An investigation of the
impat of short hannel eets on ash devies using a dynami harge sharing approah
is provided in the following setion and in [116℄.
(iv) Charge sharing and short hannel eets
Short-hannel eets (SCE) are mostly originated by the limitation imposed on eletron
drift harateristis in the hannel and by the modiation of the threshold voltage due
to the shortening of the hannel length [117℄. Additionally advaned devies and ash
memory ells make use of bak-bias polarization to tune the threshold voltage or improve
program eieny, and thus an aurate modeling of the VBS dependene in short devies
has to be inluded.
An adaptation of the stati harge-sharing model originally proposed by Wu [118℄ for
Vth-based models and reprised in [119℄ with a dynami version suitable for a harge-sheet
approah has been developed and integrated in the analytial model to investigate SCE
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Figure 2-7  (a) Floating gate voltage versus ontrol gate voltage at VDS = 0V for dierent values of
the harge stored on the oating gate QF0. When QF0 and VCS are null a negative VFS is found due
to the ompensation of the positive harges on the bulk. Non-linearities an be found when omparing
the ontrol gate oupling oeient αC versus VCS in (b). The oupling is aeted by both proess
variations and layout parameters as in () and determines most of the ell performanes.
Figure 2-8  Simulated ontrol gate αC(a,b) and drain αD (,d) oupling oeients dependenies
versus VCS and VDS biases, obtained using their denition in Eq. 1.3 for long ((a,) L = 1µm) and
short ((b,d) L = 0.14µm) ash ells.
on the ash eletrostatis. The omplete treatment ould be found in [116℄. The harge
sharing eet is due to a gate voltage-dependent redution of the depletion harge. This
redution an be estimated onsidering geometrial aspets as in [119℄, where the variation
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of the soure and drain depletion lengths XS and XD in the bulk juntions and the one
near the interfae xS and xD depend on the bias voltages and on ψS. Consequently, one
has:
X{S,D} =
√
2ǫ0ǫSi
q0NLDD
(Vbi + V{S,D}B),
x{S,D} =
√
2ǫ0ǫSi
q0NLDD
(Vbi + V{S,D}B − ψS). (2.11)
The geometrial quantities are indiated in the shemati of Figure 2-9. The depletion
harge ontribution proportional to ψS in long devies, is orreted using:
qdep(ψS) = γ
√
ψSCOX · F (ψS), (2.12)
where F (ψS) is a geometrial harge sharing oeient resulting from the trapezoidal and
voltagedependent shape of the harge distributions in the hannel region:
F (ψS) = 1− xs + xd +Xs +Xd
2L
. (2.13)
This fator also represents the perentage of bulk harge ontrolled by the gate. Eq 2.1 an
be thus modied to take into aount SCE and the depletion harge modiation aording
to the harge sharing priniples:
(VFB − Vfb − ψS)2 = γ2ψT
(
e
− ψS
ψT + F 2(ψS)
ψS
ψT
− 1+
+e
− 2ψF
ψT
(
e
ψS−VC
ψT − ψS
ψT
− 1
))
. (2.14)
This eet is equivalent to onsidering a surfae potentialdependent body fator (or equiv-
alently doping), whih tradues the redution of the ontrol of the hannel in short devies.
Rigorously, Eq. 2.14 should be evaluated at eah position y in the hannel. However, this
would ompromise the symmetri linearisation assumption and the symmetry of the de-
vie. To avoid this issue, we omputed only a single fator F using an avarage of the value
omputed at the drain and at the soure of the devie.
In Figure 2-10, the model preditions have been ompared to 2D TCAD simulation
results illustrated in Figure 2-8 for dierent devie lengths (0.14µm, 0.37µm and 1µm).
In this omparison, the surfae potential equation has been solved with the impliit semi-
analytial approah as in Eq. 2.1. Exellent agreement between TCAD and model simula-
tions has been found on the bias dependeny of αC . This results from the inlusion of both
the dynami harge sharing and overlap apaitane models (see the following Setion).
Indeed, the SCE model adopted in the analytial model and based on the dynami harge
sharing [116℄, not only aurately reprodues the Vth rollo, but has also a strong impat
on the harges in short devies altering the role of QG in the harge balane equation.
49
Chapter 2. From TCAD to ompat modeling of ash devies
N+N+
XS XD
xS xD
QNCS QNCD
QC
NCDNCSC
C
QQQ
QF
++
=
N+
p
Figure 2-9  Shemati of the dynami harge
sharing approah with the represented geometri-
al quantities. In the stati model of Wu [118℄
only the variations of soure and drain depletion
widthsXS andXD in the deep juntion have been
onsidered.
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Figure 2-10  Mathing of TCAD (lines) and semi-analytial model (symbols) simulations of the gate
oupling oeient αC as a funtion of the ontrol gate voltage VCS, for dierent drain biases VD and
dierent ell dimensions: (left) L=1µm, (middle) L=0.375µm, (right) L=0.14µm. In long devies the
CG has a better ontrol over the FG but the variation in VCS an reah even 38% of its magnitude and
onsequently it needs to be onsidered for an aurate modeling. For dereasing lengths the eets of
parasiti apaitanes dominate, ausing a global derease of αC and an inrease of αD. Additionally
harge sharing redues the ontrol of the gate over the hannel and the variation in VCS is smoothed.
Threshold voltage roll-o also ours.
While the integration of suh a dynami harge sharing is relatively simple in semi-
analytial harge sheet models that solve the SPE with an iterative sheme, its implemen-
tation in ompat approahes when the surfae potential is solved by means of an analytial
approximation remains problemati [28℄. Certain modern industrial approahes solve the
SPE twie [28℄, adopting a dierent set of parameters for the two regimes to model the
eets of harge sharing or non-uniform doping and improve the model agreement with
DC and AC results. While this tehnique an lead to good results in both the regimes,
it remains disputable due to intrinsi inonsistenies in the dierent regimes of operation
and hallenges the model parameter extration methodology. It an be seen that the ap-
pliation of stati harge-sharing approahes to the losed form SPE in industrial ompat
models is feasible, sine in suh a ase the harge sharing oeient S is onstant for a
given operating point and does not depend on ψS . Moreover, apaitane reiproity is
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not guaranteed in all bias onditions when adopting suh an approah [120℄.
The eets of narrow hannel and full geometrial saling of the ell have been studied by
means of 3D TCAD simulations. Results are reported in Figure 2-11. In (a), the derease
of the width strongly inreases αC due to the linear redution of the overlap apaitane
between the oating gate and the hannel. Additionally, due to the morphology of the ell
in the STI region, parasiti transistors presenting dierent mobility and Vth an alter the
shape of the αC(VCS) urve in weak inversion regime. In (b), the ell is saled along the
length from 1µm to 120nm. Charge sharing phenomena and the inrease of the importane
of the overlap apaitanes derease the oupling. In (), two oating-gate wing dimensions
are simulated. The derease of Wfg redues the ONO apaitane and αC . Two drain
voltage onditions are also shown to highlight the eets of DIBL.
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Figure 2-11  Dependene of the ontrol gate oupling oeient αC alulated with 3D TCAD
simulations as a funtion of the ontrol gate bias voltage VCS , with the geometrial dimensions of the
ell (width W (a), length L (b) and oating gate wing Wfg ()).
(v) Overlap harge and apaitane models
The soure and drain diusions under the transistor gate reate overlap voltage-dependent
apaitanes, whih depend on both the gate-drain/soure and gate-bulk voltages VF{D,S}
and VFB. A quantitative desription of the overlap regions is obtained treating the low-
doped-drain (LDD) regions as n+-gate/oxide/n+-bulk MOS apaitanes, where the drain
/ soure at as bulk terminals. In the n+ overlap region, a non-uniform doping prole
Nov(y) is assoiated to a body fator γov(y) and a at band voltage Vfbov(y). An analytial
approah has been introdued to ompute the overlap apaitanes in all the regions of
operations. A three-terminal harge sheet model based on Klein's approah [121℄ has been
applied having a double-gaussian doping prole in the LDD juntion region. The prole
has been modeled using a 1D model along the length of the overlap region, modeling both
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the high-level and the low-level doping proles:
Nov(y) = NLDD
[
exp
(
(y − yLDD)2
2σ2LDD
)
+ A exp
(
(y − Lov)2
2σ2D
)]
, (2.15)
with amplitudes NLDD and ANLDD, mean position yLDD and Lov, and varianes σLDD
and σD. A numerial integration over a limited amount of spatial points in the LDD is
onsidered for the alulation of the total overlap harges. After integration along y, the
bulk QBov and inversion QIov harge densities are added to the drain/soure and bulk
terminal harges of the intrinsi devie, respetively.
The surfae potential in the LDD region is approximated with:
ψSov = ψ
sub
Sov
(
1− 1
fsψinvSov ln(1 + exp (fs(ψ
inv
Sov − ψsubSov)))
)−1
. (2.16)
The smoothing parameter fs is introdued for mathing subthreshold and inversion regimes,
where the surfae potentials are determined using ψsubSov = −
(
−γov
2
+
√
γ2ov
4
− (VFD − VFB)
)2
and ψinvSov = 2ψFov + VBD − 6ψT , respetively. Being the overlap region n-doped, aumu-
lation ours when VFD > Vfbov and the surfae potential is negligible due to harge-sheet
layer of e− at the Si interfae. The majority arrier harge is then omputed with:
QGov = QBov = −COX(VFD − Vfbov),
QIov = 0, (2.17)
On the other hand, in depletion or inversion the harges are omputed from the surfae
potential using:
QBov = −γCOX
√
−ψSov,
QIov = −COX(VFD − Vfbov − ψSov + γ
√
−ψSov),
QGov = −COX(VFD − Vfbov − ψSov), (2.18)
A general model valid in all the regions of operation an be obtained using a smoothing
funtion around the at-band voltage [121℄.
In more ompat approahes, omplete analytial expressions are adopted. In suh a
ase, the surfae potential ψSov is omputed only in one point assuming a onstant doping
in the LDD [28℄. The surfae potential in the overlap region ψSov is determined negleting
the minority arrier ontribution to the spae harge. The total harge in the overlap
region is thus expressed by QDov = CFDVOV where the CFD is the oxide apaitane in the
overlap region, that an be alulated from layout and geometrial onsiderations, but is
often treated as a tting parameter, while VOV = VFD − Vfbov − ψSov is the oxide voltage
drop in the overlap region.
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(vi) Fringing apaitane models
Fringing apaitanes in the overlap region of the MOSFET ative omponent have to
be modeled to ahieve an aurate eletrostatis of the devie. As reported in [38℄, the
oupling oeients in the ash devie are strongly aeted by the overlap apaitane
models and in partiular by the fringing omponents above the LDD region and in the
spaer region. Figure 2-12 indiates the eld lines in the LDD and spaer regions together
with the geometrial quantities required for the alulation.
y = 0 y = LC
z = 0
z = Tpoly
CfrB
CfrA
y = 0y = L-Lov
Tpoly
Lov
Tox
DS
y
z
)(yl
Figure 2-12  Shemati of fringing apaitane
models, approximating the eletrial eld lines
from the oating gate to the drain/soure in the
spaer and in the LDD region with elliptial ars
or straight lines.
Previous approahes tends to underestimate the importane of α{D,S} by onsidering
only the parallel plate omponents in the overlap region. In his work, Larher [38℄ intro-
dues a geometrial tehnique for the determination of the fringing omponents onsidering
geometrial parameters and linear eld lines in the tunnel oxide and in the spaer region.
In this study, we propose an approah to take into aount the fringing apaitane
omponents with the distribution of the eletri eld lines from the oating gate terminal
to the drain ontat and LDD region and added to the overlap apaitane alulated in
the previous subsetion. Similarly to Eq. 2.4, ars of ellipses ould be onsidered for the
alulation of the fringing apaitane in the overlap region. This leads to an expression
for Cfr similar to Eq. 2.7, where the oeients are expressed as in Table 2.2 for the two
omponents.
The total apaitane is alulated summing the two fringe omponents with the parallel
plate ontribution. All extrinsi harges have been added to the harge-balane equation
as well.
Overlap harges signiantly impat the total amount of harges in the harge balane
for short devies and thus must be aounted for in the alulation. Simulations have been
performed progressively enabling the SCE and overlap apaitane models. In Figure 2-13,
it an be seen that the intrinsi behavior of αC is masked by SCE and overlap apaitane
eets when the two models are enabled. When SCE are introdued, the peak is shifted
to lower VC (Vth rollo) and its amplitude dereases. Inluding overlap and fringing
apaitanes in the alulation, the urve is further attened and shifted to lower values
of αC.
53
Chapter 2. From TCAD to ompat modeling of ash devies
Parameter Value for CfrA Value for CfrB
αfr 3 3
T 2
P0
D2
FS
+ 10 TP0
DFS
+ 3
βfr 10 TOX 10TOX + 6TOX
TP0
DFS
γfr 3T
2
OX 3T
2
OX
ηfr 3 TOX 3 TOX
λfr 3 3 (1 +
TP0
DFS
)
κfr 4W 4W
Table 2.2  Model parameters used for the alulation of the fringe apaitane omponents in the
drain/soure ontat region.
0 2 4 6 80.4
0.5
0.6
VC [V]
α
C
 
 
TCAD results
Overlap and SCE
SCE only
Intrinsic model
Figure 2-13  Impat of extrinsi eets on
the oupling oeient αC for dierent ontrol
gate voltages VCS at VDS = VBS = 0V . The
lines are referred to TCAD simulations, the sym-
bols indiate model results.
(vii) Veloity saturation eets
Terminal harges and thus apaitive ouplings and harge balane are aeted by veloity
saturation phenomena. The arriers' drift veloity v in the hannel saturates at high
lateral elds, reahing the value vsat. To model this behavior, semi-empirial models [122℄
are introdued, determining v with:
v =
µ · ∂ψS
∂y√
1 +
(
µ
vsat
· ψS
∂y
)2 , (2.19)
where µ is the arrier mobility in the hannel (see Annex A.3 for details of the ompo-
nents aeting mobility degradation in ultrasaled devies). The lateral eld is given by
Flat = −ψS∂y .
The approximate linear relationship between the inversion hange and ψS is used to
dene a virtual inversion harge density QV [123℄, that diers from the usual expression
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by a onstant term, obtaining:
QV = QI − nCOXψT + IDS
Wvsat
, (2.20)
where:
n = 1 +
γ
2
√|ψm + ψT | , (2.21)
and with ψm the surfae potential at midpoint in the hannel.
Given the dependene of QV on the urrent IDS, it is evident that an expression of
IDS based on the virtual harge QV is not useful for ompat modeling as it requires a
non-linear solution. Eventually, in ompat approahes where veloity saturation eets
on the terminal harges are onsidered, the total inversion harge an be expressed as:
QI =
∫ L−∆L
0
qidy +
∆L
L
qisat. (2.22)
In other words, the hannel an be divided in two separate regions (saturated and non-
saturated). In the saturated region [L−∆LL], the inversion harge density is assumed to
be onstant at qisat, while in the non-saturated one [0L−∆L] the usual expression holds.
Expressing QI as a funtion of the virtual harges in the drain and soure (QV L and QV 0,
respetively) [123℄, one has:
QI =
L−∆L
L
(
2
3
Q2V L +QV LQV 0 +Q
2
V 0
QV L +QV 0
+ nCOXψT
)
− IDS
Wvsat
, (2.23)
Correted expressions for the bulk and total harges (Setion A.2 of Annex A) hold:
QB = −n− 1
n
QI − sgn(ψm)γCOX
√
ψm + ψT (exp(−ψm/ψT )− 1),
QG = −QB −QI , (2.24)
while after partitioning [109, 123, 124℄, one has:
QD =
L−∆L
L
(
6Q3V 0 + 12QV LQ
2
V 0 + 8Q
2
V LQV 0 + 4Q
3
V L
15(QV L +QV 0)2
+
n
2
COXψT
)
− IDS
2Wvsat
,
QS = QI −QD. (2.25)
Veloity saturation ours in short devies at high VDS and VCS, when the ell is usually
programmed and an aurate model of αC an oer a better estimation of the injetion
urrent. As depited in Figure 2-14, we demonstrated that also this parameter an play a
role on αC bias dependeny at the sub-miron sale.
In summary, the analytial simulations on sub-miron devies onrm that extrinsi
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Without velocity saturation
Figure 2-14  Impat of veloity saturation on
αC for dierent values of VDS. The lines are
referred to TCAD simulations, the symbols in-
diate model results.
eets (harge sharing, overlaps and veloity saturation) dominate over the intrinsi be-
haviour of the ell, eah playing an independent role on the oupling oeient αC.
2.2.2 Transient mehanisms
Transient phenomena have been onsidered by modeling the dierent urrent ontributions
in program, erase and disturb modes and inluding them in the harge balane.
(i) The general Tsu-Esaki tunneling model
The general Tsu-Esaki model for quantum tunneling in dieletri layers is usually adopted
to derive and validate ompat expression of the P/E transient urrents for tunneling phe-
nomena through a generi energy barrier [50℄. In the ash struture, eletrons tunneling
through the two potential barriers of the tunnel oxide and of the ONO layer should be on-
sidered. The prole of the potential barrier strongly depends on quantum onnement and
material band struture. Consequently an aurate alulation of the harge and voltage
distributions in the devie is often required. To this purpose, a 1D self-onsistent Poisson-
Shrödinger (PS) modeling tool has been developed to at as a referene and aurately
alulate the barrier prole and the urrent through dieletri layers. Annex C desribes
more in detail the features, appliations and implementation details of the aforementioned
model. Figure 2-15 depits the band diagram of a ash devie alulated with the PS
solver, where the harge balane equation has been integrated to take into aount ou-
pling eets and determine the oating gate potential of the devie. In these results, the
ell has been supposed erased, with no harge on the FG. Both the ONO and tunnel oxide
barrier regions are shown in the insets.
The energy barrier representing a dieletri material separates two semiondutor or
metalli regions (left eletrode L and right eletrode R). The total eletron net urrent
owing through a barrier from the left eletrode L to the right eletrode R reads:
J = JL→R − JR→L, (2.26)
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Figure 2-15  Band diagram of a oating
gate devie alulated with a self-onsistent
Poisson-Shrödinger 1D solver at VCS =
1.9V . The insets present the two barrier re-
gions through whih the tunneling urrent
between two semiondutor regions needs
to be evaluated. At high positive voltages,
arrier onnement ours in the hannel
where harges are distributed on well sepa-
rated energy levels. In suh a ase, arriers
tunnel from a quasi-bound to a free state
in the gate [125℄. For smaller bias voltages,
a ontinuum of energeti levels is present
in the substrate.
where JL→R and JR→L are the left to right and right to left ontributions.
Eah omponent of the tunneling urrent an be related to the barrier transpareny T
and the distribution funtions in the left and right reservoirs (fL and fR, respetively):
JL→R = q0
∫
k
T (k)v(k)gL(k)fL(k)(1− fR(k))dk,
JR→L = q0
∫
k
T (k)v(k)gR(k)fR(k)(1− fL(k))dk, (2.27)
where the integration is performed on the wavevetor k = kxi + kyj + kzk, g(k) =
1
4π3
denotes the density of states per ubi volume in the momentum spae, and v(k) expresses
the eletron veloity. Assuming that the parallel momentum is onserved and that only
transitions in the z diretions are onsidered, the parallel wavevetor kρ = kxi + kyj is
not altered by the proess. Moreover the barrier transpareny T is assumed to be only
dependent on the perpendiular momentum (T (k) = T (kx = 0, ky = 0, kz) = T (kz)) Under
these hypotheses one an write:
JL→R = q0
∫
k
T (kz)v(kz)gL(kz)fL(k)(1− fR(k))dk,
JR→L = q0
∫
k
T (kz)v(kz)gR(kz)fR(k)(1− fL(k))dk, (2.28)
Considering a paraboli single-band struture model under the eetive mass approxima-
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tion, the paraboli dispersion relation:
E = ~
2
k
2m
e
,
v(kz) =
~kz
m
e
⇒ v(kz)dkz = dEz
~
, (2.29)
is valid. The arrier eetive mass in the arrier reservoirs is m
e
. After separating the
transversal energy levels Ez from the longitudinal one Ep, one nds:
JL→R =
4πq0me
~3
∫
Ez
T (Ez)
(∫
Eρ
fL(Eρ, Ez)(1− fR(Eρ, Ez))dEρ
)
dEz,
JR→L =
4πq0me
~3
∫
Ez
T (Ez)
(∫
Eρ
fR(Eρ, Ez)(1− fL(Eρ, Ez))dEρ
)
dEz, (2.30)
J =
4πq0me
~3
∫
Ez
T (Ez)N(Ez)dEz, (2.31)
where N(Ez) =
∫
Eρ (fL(Eρ, Ez)− fR(Eρ, Ez)) dEρ is usually alled supply funtion and only
depends on the properties of the left and right reservoirs.
The alulation ofN(Ez) requires supposing a arrier distribution f(Ez) in the reservoirs.
In equilibrium onditions Maxwellian distributions an be applied. In partiular with a
Fermi-Dira distribution in both the reservoirs one obtains:
N(Ez) = kBT ln

1 + exp
(
−Ez−EFR
kBT
)
1 + exp
(
−Ez−EFL
kBT
)

 , (2.32)
where EFL and EFR are the quasi Fermi levels in the left and right ontats.
In the determination of the barrier transmission, a rigorous approah would require
the alulation of the potential prole in the struture suh as in Figure 2-15, taking into
aount quantum eets and onnement. In most of the analytial models the barrier
proles are determined from material and geometrial parameters:
EC(z) = Ec0(z)− Vox(z),
EV (z) = Ev0(z)− Vox(z), (2.33)
being Ec0(z) and Ev0(z) the ondution and valene bands at at band, respetively. Con-
sidering a onstant eletri eld in the dieletri, in a ash devie, at a given position y in
the hannel length, the potential Vox(z) aross the oxide is linearly varying from the gate
to the substrate with a drop VFB − ψS(y).
The transmission oeient T (Ez) is dened as the ratio between the inident and
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transmitted quantum-mehanial urrent densities aross a potential barrier, from left to
right. In partiular, onsidering two plane waves in the two arrier reservoirs:
ψL(z) = AL exp(ikLz),
ψR(z) = AR exp(ikRz), (2.34)
the denition of barrier transmission holds:
T (E) =
mRkR|AR|2
mLkL|AL|2 . (2.35)
The determination of the wave funtion amplitudes would normally require the solution of
the stationary Shrödinger equation in the struture. This alulation an be performed
numerially or analytially.
Numerial solutions inlude the Wentzel-Kramers-Brillouin (WKB) approximation [126℄,
the transfer-matrix method [127℄ or the non-equilibrium Green's funtion (NEGF) ap-
proah [128℄. Under the WKB approximation the transmission oeient is alulated
as:
TWKB(Ez) = exp
(
−2
~
∫ zN
z0
√
2mox(EC(z)− Ez)dz
)
, (2.36)
where mox is the arrier eetive mass in the tunnel oxide layer. The domain of integration
is inluded between the two lassial turning points z0 and zN , representing the boundaries
of the energy barrier where EC(z) ≥ Ez. However one has to remind that the WKB
approximation is only valid when the variation of energy barrier is small. When onsidering
abrupt barriers, this model annot be applied in proximity of the lassial turning points [56,
129℄. When the integration is performed numerially, any non-abrupt arbitrary barrier
prole an be used. The main limitations of this model rely on the semilassial WKB
approximation whih does not onsider wave-funtion interferenes and thus it is not able
to reprodue quantum mehanial osillations in the transmission oeient.
The NEGF approah takes into aount quantum resonanes, arrier onnement and
interferenes in multi-staked layers [128℄. NEGF nds extensive appliation for the de-
sign of resonant tunneling diode strutures and permits the rigorous determination of the
quantum urrent in elasti tunnelling transitions and of the loal density of states (LDOS
- Figure 2-16) in the devie. However, although this numerial solution is suitable for
any arbitrary potential barrier, it usually relies on omputationally demanding numeri-
al solutions, and thus it is not appliable to ompat modelling. A detailed ase study
investigating quantum tunneling with the NEGF approah ould be found in Annex C.
A omparison between the tunnel oxide barrier transpareny alulated with the WKB
and the NEGF approahes is provided in Figure 2-17 for dierent ontrol gate bias voltages
and for both the arriers. The WKB approah slightly underestimates the transpareny
at low arrier energies.
The tunneling urrent through the tunnel oxide layer has been alulated using both
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Figure 2-16  Loal density of states alulated
with the NEGF solver in proximity of the tunnel
oxide of a ash memory devie at VCS =1.9V.
The inset indiates arrier onnement in disrete
energy levels in proximity of the oxide/substrate
interfae. The energy referene is the Si valene
band. The Si/SiO2 interfae is at 0nm.
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Figure 2-17  Transparene versus arrier energy alulated with the WKB and NEGF approah for
dierent voltage onditions from -16V to 15V. Left: eletrons; right: holes.
the WKB and NEGF approahes and is indiated in Figure 2-18. The higher transmission
in NEGF results in a higher tunneling urrent in low bias onditions. The WKB approah
however remains quite suitable for an aurate estimation of the urrent through suh a
kind of thik mono-layers.
In ase of omplex dieletri staks, suh as for the determination of the leakage through
the ONO layer, the WKB approah annot be applied due to the presene of abrupt
potential transitions in the stak. Moreover, quantum resonanes appear to be dominant
as indiated by NEGF simulations shown in Figure 2-19.
Compat expressions have been derived for diret tunneling onditions (retangular
or trapezoidal barriers) and Fowler-Norhdeim tunneling (triangular barriers). The WKB
model oers analytial solutions when onsidering regular energy barriers, in partiular for
trapezoidal and triangular proles. In the former ase, the energy barrier an be expressed
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Figure 2-18  Tunneling urrent density thought the
tunnel oxide barrier of a oating gate devie, alu-
lated with both WKB and NEGF transparenies.
Figure 2-19  (a) Loal density of states and (b) barrier transpareny alulated with a NEGF solver.
Osillations due to onned states in the nitride layer forming a quantum well are visible in the barrier
transmission.
as EC(z) = ψB − Fz, with ψB indiating the barrier height and Feff the uniform eld in
the oxide. Thus:
TWKB(Ez) = exp
(−4√2TOX
3~q0Feff
(
(q0ψB − Ez)3/2 − (q0ψ0 − Ez)3/2
))
, (2.37)
where ψ0 = ψB − FeffTOX . In the ase of a linear barrier (Fowler-Nordheim regime), the
integration is performed only when Ez > q0ψ0 yielding
TWKB(Ez) = exp
(
− 4
√
2mox
3~q0Feff
(q0ψB − EC(z))3/2
)
. (2.38)
This expression, together with a Fermi-Dira distribution of arriers in the arrier
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reservoirs L and R, leads to the well known Fowler-Nordheim urrent formula:
J = AF 2eff exp
(
− B
Feff
)
, (2.39)
where the two parameters have theoretial values of
A =
q30meff
8πmoxhq0ψB
,
B =
−4√2mox(q0ψB)3
3πmoxhq0ψB
. (2.40)
This method as been preferred for modeling the erase mehanisms by Fowler-Nordheim
in the ompat SPICE model. Indeed, it guarantees simpliity and preserves exibility
for parameter extration. Quantization eets ould also be added on this approximation
applying orretions as in [56℄. This approah has also been preferred over simplied
versions of the Tsu-Esaki formula ommonly inluded into surfae potential based ompat
models [130℄, where the urrent expression is derived diretly from the Taylor expansion
of the transmission at midpoint and it is partitioned between the soure/drain overlap
regions.
(ii) Non-loal and ompat injetion models
In CHEI program onditions, the high lateral eletri eld in the substrate auses arriers
to gain energy and experiene sattering events. At high lateral and vertial elds, Non-
Maxellian out-of-equilibrium arrier distributions need to be introdued to model the tail
of highly-energeti arriers in the hannel. Analytial expressions of heated Maxwellians,
non-Maxwellians [51,131℄, and ompositions of Maxwellian distributions [53,61℄ have been
extensively proposed to model old and hot arrier populations in the substrate in hot-
arrier injetion regime.
A non-loal semi-analytial model has been introdued in [132,133℄ to aurately alu-
late the distribution funtion inside the hannel in non-equilibrium onditions. A 1D-real
spae probabilisti approah, inspired by the Luky Eletron Model formulation [134℄, has
been applied inluding a non-loal full-band desription of transport. Considering a 2D
(total kineti arrier energy, spae) system, the model determines the arrier onentration
in eah energy bin for eah hannel position [132℄. The meshing in spae and energy is
alulated by a onstant disretization of the hannel potential prole. Two mehanisms
are onsidered responsible for transport: the lateral variation of the potential is the main
ontributor of the arriers aeleration, while inelasti optial phonons are assumed to be
responsible for energy loss in the hannel. Similar assumptions have been adopted also in
other approahes [52, 62, 135℄.
Due to the non-loal aspet of the model, the arrier history, i.e. the number of tran-
sitions the arrier undergoes when traveling along the hannel, aets its energy. Carriers
owing from S to D an either be ballisti or suer an inelasti ollision by emitting or
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absorbing an energy quantum. After eah ollision, the arrier an travel either towards
the D or baksatter towards the S. Therefore eight tunnelling uxes have to be onsidered
for eah site in the energy-position 2D system [132℄. Eah tunneling event from one site
to an adjaent one is haraterized by a probability that an be expressed as a funtion of
the hannel position and the energy. Finally, the tunnelling uxes are obtained for eah
site and used to alulate the arrier distribution in eah energy bin.
In order to assess the validity of the approah, the distribution funtion given by the
model has been ompared to full-band Monte Carlo (MC) simulations [133℄ at dierent
ross-setions along the hannel (Figure 2-20).
Figure 2-20  Carrier energy distribution (top) and vertial urrent ux toward the oating gate (bot-
tom) as a funtion of the eletron energy, for three dierent positions along the hannel (1 - in proximity
of the soure; 2 - in the middle of the hannel; 3 - in the LDD. The non-loal semi-numerial model
has been validated on Monte Carlo simulations and the energy tail of the distributions in the proximity
of the drain juntion has been reprodued. Courtesy of A. Zaka [132℄.
In models more suitable to SPICE simulation, an approah similar to [55℄ and subse-
quently adopted also by Maure in [49℄ an be onsidered. Indeed, the injetion urrent an
be related to three probabilities of event: (1) eletrons have to gain enough kineti energy
in the hannel, (2) high energeti eletrons should undergo elasti sattering events to be
redireted towards the gate, (3) the same eletrons should have enough energy to ross
the energeti barrier at the Si/SiO2 interfae and tunnel without suering any inelasti
ollision.
The probability P1 for event (1) is expressed as in [136, 137℄ by:
P1 =
FlatλSi
4ψB
exp
(
− ψB
λSiFlat
)
, (2.41)
where Flat is the lateral eletri eld, and λSi is the mean free path of the eletron in silion.
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Integrating the arrier density n(z) over the hannel depth z, one is able to alulate
the probability of eletrons to reah the Si/SiO2 interfae without inelasti ollisions:
P2 =
∫∞
0
n(z) exp
(
−z
λSi
)
dz∫∞
0
n(z)dz
. (2.42)
Finally, the probability of rossing the oxide energy barrier without ollisions an be
expressed in a similar way as a funtion of the equivalent oxide thikness T ′OX and the
mean free path in the oxide λOX :
P3 = exp
(
−T
′
OX
λOX
)
. (2.43)
The equivalent thikness T ′OX orresponds to the distane the eletrons have to travel in
the barrier and depends on the oxide eletrial eld Feffov in the overlap region:
T ′OX =
√
q0
16πFeffovǫ0ǫox
. (2.44)
In suh a ompat approah the injetion urrent is related to the drain-soure urrent
IDS with:
ICHE = IDS
∫ L′
0
P1P2P3
λR
dy, (2.45)
where L′ is the distane travelled by the eletrons from the soure to the injetion point in
the LDD and λR an empirial parameter.
In ultrasaled tehnologies where high biases are applied, hot eletrons an generate a
ouple of minority and majority arriers in the pinh-o LDD region. Given the omplexity
of arrier generation and energy exhange that require 2D/3D TCAD or MC numerial
analysis, empirial approahes are adopted. The expression of the total injetion urrent
has been modied following [49, 55℄ and inluding a dependene on the weak-avalanhe
urrent Iav determined from the drain urrent as in [138℄:
ICHE = ACHEIIav exp
(
−BCHEI
Feffov
)
. (2.46)
2.3 Charaterization and model validation
2.3.1 Test struture desription
Several test struture ongurations have been designed and integrated in a 65nm NVM
CMOS tehnology. These inlude:
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(i) individual ells/equivalent transistor devies where a single transistor is integrated
without its surrounding matrix environment; these devies are required to extrat
the global model of the MOS transistor and they normally inlude long and/or large
devies; sine the ell struture, the ONO apaitane struture and surrounding
environment are dierent from real ash devies, these strutures are only used to
extrat initial values of the model parameters;
(ii) isolated single equivalent transistor/ash devies in a matrix environment; a single
devie surrounded by 100 WLs and BLs; these devies are the most suitable for DC
and transient haraterization as they better math the layout and environment of
the devie;
(iii) arrays of 80x80 equivalent transistor devies onneted in parallel; in suh a ase 80
WLs and 80 BLs are short-iruited; this permits to obtain a large gate-hannel area
to measure gate, bulk and juntion diode urrents, whih are usually too small to
be measured on single devies; these devies are in the same environment of memory
ells and they are surrounded as well by dummy devies to avoid edge eets;
(iv) arrays of NxM equivalent transistor ell devies onneted in parallel, with drain
and soure short-iruited and where N and M vary from 10 to 2000 depending on
the dimension of the individual ell; suh strutures are haraterized to extrat
the AC model of the devie, together with the overlap apaitanes in the stru-
ture; de-embedding devies where the ative part is removed, are also integrated and
haraterized to determine parasiti ontributions of the interonnetions and of the
pads;
(v) arrays of fully addressable ash ells where 8 WLs and 10 BLs an be ontrolled
individually and where the spaing between the oating gates and the distane be-
tween the ells has been varied; these strutures are used to investigate ell-to-ell
ross-ouplings and Vth distributions (see Chapter 4).
All the matries are in NOR onguration, with soure and isolated substrates in om-
mon. Single ells are haraterized in diret memory aess (DMA) onguration diretly
onneting the pads to the terminals of the devie.
2.3.2 Validation
A global parameter extration has been preferred to verify salability limits of the DC
model. Therefore, all extrations are initially performed on the long and wide integrated
devies, subsequently haraterizing short and narrow devies to extrat length and width
dependenies. A detailed summary of the extration methodology is reported in Annex B.
(i) Equivalent-transistor model extration
AC haraterization is performed on the NxM equivalent ell devies to extrat the equiv-
alent oxide thikness, the substrate doping and the at band voltage using an Areteh
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Figure 2-21  Measured (symbols) and simulated (lines) IDS(VCS = VFS , VBS) harateristis per-
formed on the equivalent transistor devie in linear regime with VDS = 0.1V . The quantity is shown
both in linear and logarithmi sale in (a) and (b), respetively. In (), the gate transondutane is
illustrated.
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Figure 2-22  Same measurement and simulation setup as in Figure 2-21 but in the read onditions of
the ash devie at VDS = 0.5V .
UF3000 Full-automati prober equipped with a 4076B Agilent Tester and an Agilent 4284A
LCR meter. Overlap apaitanes are extrated separating the drain/soure and bulk a-
paitane and removing the parasiti omponents of the interonnetions with spei
de-embedding test strutures. DC measurements on the individual and isolated equivalent
transistor devies are performed with a HP 3458A multimeter. DC measurements are per-
formed in a partiular sequene, with degrading HV stress onditions applied at the end
of the haraterization session. The Vth variation is periodially monitored after eah test
to detet the presene of degradation eets that ould ompromise extration. As a rst
sreening, ritial parameters suh as the Vth, the maximum transondutane gmMax and
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the subthreshold slope are measured on all the 72 dies on the 300mm wafer. Subsequently,
statistial data permit to extrat referene values around whih three golden dies are hosen
to perform the omplete haraterization. Figure 2-21 presents measured and simulated DC
harateristis of the hannel urrent IDS versus gate voltage VFS = VCS on the equivalent
transistor devie in linear regime (VDS = 0.1V ). The urrent in (a-b) and gain transon-
dutane gm variations in () are reprodued as a funtion of isolated substrate bias VBS. A
similar extration is performed in saturation regime, e.g. at the read voltage VDS = 0.5V
of the ell (Figure 2-22). Extration of the parameters ontrolling hannel length mod-
ulation, saturation voltage and series output resistanes is performed on IDS(VDS, VCS)
urves as reported in Figure 2-23(a). The output ondutane gDS in (b-) is also aligned
in high voltage onditions to ahieve an aurate weak-avalanhe urrent. Partiular atten-
tion is taken to avoid devie degradation and thus short integration time measurements are
adopted. Flash measurement onditions annot be ahieved without reahing impat ioniza-
tion onditions ausing devie degradation. Subsequently, IDS(VCS, VDS) and IB(VCS, VDS)
measurements are performed. The impat ionization ontribution is extrated from IB
urves at high positive voltage gate and drain biases (Figure 2-24). GIDL ontribution
and DIBL eets on Vth are also extrated in aumulation and sub-threshold onditions,
respetively on arrays of 80x80 parallel equivalent transistors.
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Figure 2-23  In (a), measured (symbols) and simulated (lines) IDS(VDS , VCS = VFS) transfer har-
ateristis performed on the equivalent transistor devie. Channel modulation eets and impat
ionization urrents are well reprodued. The output ondutane gDS vs VDS and VFS in linear and
logarithmi sale are also shown in (b) and (), respetively.
Figure 2-25 shows the gate leakage urrent versus gate voltage measured on the stru-
ture. The urrent value and slope (in the inset) are alibrated in both inversion and a-
umulation onditions to have a referene starting point value for aligning erase transient
measurements of the ash ell. Indeed, due to statistial variability, strutural dierenes
and ouplings between the equivalent-transistor devie and the ash ell, model parameters
aeting IG have to be slightly varied to math ash harateristis.
The equivalent-transistor model extration is onluded analyzing the temperature de-
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Figure 2-24  Measured (symbols) and simulated (lines) IDS(VCS = VFS, VDS) harateristis per-
formed on the equivalent transistor devie. The quantity is shown both in aumulation to highlight in
(a) the GIDL urrent to the drain terminal. A similar urrent is monitored on the bulk and an be seen
in (b). At positive voltages, impat ionization urrent is monitored. In (), the gate transondutane
is also illustrated.
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Figure 2-25  Gate leakage urrent measured
(symbols) on matries of equivalent transistor de-
vies where soure, drain and bulk terminals are
short-iruited. The Fowler-Nordheim model of
Eq. 2.39 in lines well reprodues the leakage at
high voltage onditions.
pendene. A set of parameters to reprodue the temperature eets on transfer harater-
istis are tted over a temperature range from −40◦C to 85◦C. In partiular the measured
and simulated IDS(VFS = VCS) harateristis in linear regime (VDS = 0.1V ) are presented
in Figure 2-26.
(ii) DC ash model extration
The ash model extration is straightforward one the equivalent transistor harateristis
are aligned. Enabling the harge balane equation solver and the ONO apaitane model,
the ultraviolet state, i.e. having QF0 = 0, is obtained.
An inherent mobility and subthreshold slope mismath is present between the equiva-
lent transistor and the memory ell. It is aused by the neessary layout dierenes between
the two devies whih an result in dierent levels of plasma-indued damage in the stru-
tures [139℄ (i.e. dierent onentration of interfae defets in the ash devie and dierent
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Figure 2-26  Measured (symbols) and simulated (lines) IDS(VCS = VFS) transfer linear harateristis
performed on the equivalent transistor devie at VDS = 0.1V for temperatures ranging from −40◦C
to 85◦C. The quantity is shown both in linear and logarithmi sale in (a) and (b), respetively. In (),
the gate transondutane gm is illustrated.
parasiti ouplings in the struture (gate - soure/drain in partiular)). Consequently, a
marginal orretion on the sub-threshold slope and on the mobility is required to align the
transfer harateristis to the DC measurements on the ell.
The IDS(VCS) harateristi is then shifted along the VCS axis, aording to the harge
stored on the oating gate in the program and erased states. Nominal program/erase
onditions are applied to swith the state of the ell. The devie is erased with a single
step-like pulse 100ms long at -16V on the ontrol gate, while it is programmed applying a
8.5V step-like pulse on the ontrol gate and a 4.2V step-like pulse on the drain for 1µs. The
two extrated harge onentrations for the simulated programmed and erased states are
QpFG = −0.0518 Cm2 and QeFG = 0.0147 Cm2 . Measurements performed on 20 dierent devies
and several dies on the wafer show that the devie and in partiular the stored harge on
the FG is strongly aeted by proess variations, whih generate a wide Vth distribution.
Consequently, the average erase and program threshold voltages (V Eth and V
P
th , respetively
measured with the onstant urrent riterium at IDScrit = 8µA) are onsidered, while
the eets of statistial variations and the denition of proess orners from statistial
measurements and MC simulations will be disussed in Chapter 4. Similar variations are
reported on the gate transondutane and sub-threshold slope.
(iii) Transient ash model extration
P/E algorithms Transient measurements have been performed on single isolated ash
ells using an Agilent 81110A pulse generator. The following programming and erase
algorithms illustrated in Figure 2-28 have been adopted:
(a) step-like program: single pulses on the drain (bit line) and ontrol gate (word line)
terminals are applied. The total duration of the drain pulse plateau, whih also orre-
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Figure 2-27  IDS(VCS) in (a) and gm(VCS) (b) DC harateristis of the ash devie measured
(symbols) and simulated (lines) in programmed (red) and erased (blue) states at VDS = 0.5V . Several
devies have been haraterized to show the spreading of the measured urves whih generates a
distribution of threshold voltages in both the states. The simulated state of the ell in whih the
stored harge in the oating gate is null (ultraviolet state) is reported in blak. The urrent level
IDScrit = 8µA at whih the threshold voltage is extrated is also indiated with a dashed line.
sponds to the duration of the programming phase is tprog. The ell threshold voltage
is measured before and after the program. This pulse is usually adopted in the tehno-
logy development phase. Gate disturb is onsidered negligible when VDS is in the low
state;
(b) progressive program: the programming duration is divided in N steps having duration
tprog/N , realizing a partial programming and measuring the Vth after eah pulse. This
pulse well applied to the haraterization of transient dynamis and for measuring Vth
versus programming time. The threshold voltage is measured after eah disrete pulse.
The resolution N of the Vth versus time urve has to be high enough to validate the
model and low enough to avoid perturbations by disretization or overshoot eets.
Indeed, onsidering a typial VDS=4.2V, a tprog = 1µs and N=10, eah step has a
duration of 100ns, whih is omparable to the 10ns rise/fall times of the drain pulse.
Shorter rise/fall times down to 1ns an be applied, but the RC network of interonne-
tions between the ative devie and the pulse generator ats as a pass-bass lter and
prevents the appliation of abrupt transitions; it has been veried that at the end of
the pulse, the Vth shift after a progressive program algorithm in the aforementioned
onditions is idential to a single step-like program pulse;
() inremental program: the programming duration is divided in N steps whose duration
progressively inreases from tprog/N to tprog. After eah step, the Vth is measured
and the ell is yled and erased; this method provides the most aurate Vth versus
program time extration as the rise/fall transition times are not umulating as in the
progressive approah; however, yling the ell in nominal P/E onditions to restore
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its erase threshold voltage is required after eah disrete pulse;
(d) step-like erase: a single pulse of duration terase is applied on the ontrol gate of the
ell. The voltage an also be partially distributed on the bulk and/or on the soure of
the devie. In typial produt-level appliations, a pulse of 8V amplitude is applied on
the isolated p-well of the matrix, while -8V are fored on the word lines for a duration
terase of several ms. The soure is usually shorted with the bulk of the devie while
the drain is left oating;
(e) progressive erase: similarly to (b), the erase pulse an also be disretized, measuring Vth
at eah step; however, given the long duration of the erase pulse, the trade-o between
resolution and overhead of rise/fall times is eliminated; given the exponential variation
of the erase urrent versus time, the division in erase steps an also be performed in
logarithmi sale;
(f) progressive onstant-urrent erase: in this approah the FN erase urrent is maintained
onstant applying a progressive ramp on the ontrol gate voltage of the ell. The
number of steps N has to be high enough to avoid disretization eets on the voltage
ramp. This method is ommonly applied in produt-level algorithms where narrow Vth
distributions need to be ahieved and an improved ontrol on the nal state of the ell
is required. Constant-urrent step-like erase algorithms are also adopted.
…
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tprog/N tprog/N tprog/Ntprog
(a) Step-like program (b) Progressive program
tprog/N 2*tprog/N
(c) Incremental program
3*tprog/N
…
(f) Progressive constant-current erase
…
(d) Step-like erase
terase
…
terase/N terase/N terase/N
(e) Progressive erase
VCS
terase/N terase/N terase/N terase/N
Cycle VTH measure
Figure 2-28  Overview of programming and erase algorithms adopted in this study: (a) step-like
program, (b) progressive program, () inremental program, (d) step-like erase, (f) progressive onstant-
urrent erase.
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Program dynamis In stati models only the two DC states are dened, while the
programming and erasing transition annot be simulated. In this approah, the ompat
CHEI and FN models provide a way to investigate the transient regimes with the evolution
of the urrents and power dissipation in the devie versus P/E duration. The injetion
model has been alibrated over a broad range of programming durations and drain voltages,
ahieving a good agreement in most of the onditions. Measurements have been performed
over several dies and using the progressive program algorithm of (b), by dividing the pulse in
10 steps. In Figure 2-29, simulated and measured programming dynamis are ompared in
linear and logarithm sale in (a) and (b), respetively. The total pulse duration varies from
1µs to 6µs while the drain bias ranges from 4.2V to 3.4V. Simulations have been performed
using a single step-like pulse and the Vth variation is alulated from the injeted harge
in the FG and from the initial V Eth ≈ 2.5V . The variation on the initial Vth plays a minor
role on the programming dynamis as it has been veried that a dierene of less than
1V on the initial Vth is not altering the nal programmed state. At VDS =4.2V, an over
exponential behavior is found and the rst measured points are altered by disretization
and by the inuene of the 10ns-long rise/fall times of the pulse.
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Figure 2-29  Measured (symbols) and simulated (lines) threshold voltage dynamis versus program-
ming time during a square box pulse on the drain of the ell in linear (a) and logarithmi (b) sales.
Simulations have been performed maintaining the ontrol gate voltage at 8.5V and varying the drain
voltage from VDS =3.4V to 4.2V. Vth measurements at VDS=0.5V on several dies have been extrated,
dividing the duration of the pulse in 10 parts. The same initial erase Vth is restored for the three voltage
onditions. Good agreement is obtained with the ompat model of Eq. 2.46.
The transient model permits to evaluate relevant design quantities that ould failitate
worst-ase analysis and IP blok design. In partiular, Figure 2-30 groups a olletion of
plots showing the evolution of these variables during programming. A step-like program
simulation is performed. In (a), the pulses applied on the gate (dashed lines) and on
the drain (solid lines) are shown for dierent drain voltages. Being the ell initially in
the erased ondutive state, with the inrease of VDS the drain urrent in (b) inreases
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and weak avalanhe phenomena our in the hannel. This initially further inreases the
drain urrent, whose overshoot beomes more pronouned for high VDS. Subsequently, the
negative harge injeted to the FG redues the oating gate voltage of the ell and the
drain urrent exponentially dereases. The redution also dereases the injeted urrent
and harge in () and (d), respetively. CHEI programming is a self-limiting proess, as
when the devie is turned o by the VFB derease shown in (e), injetion stops. Drain
oupling eets are also visible on the inrease of the oating gate voltage with VDS in
the initial part of (e). Instantaneous power onsumption on the drain and on the FG an
be estimated with PD = IDS · VDS and PF = IFD · VFB, respetively. As indiated in
(f-g) subplots, CHEI is a very ineient proess with only a minimal portion of the drain
urrent injeted through the tunnel oxide.
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Bulk polarization is applied to evidene its eets on the harateristis. Measurements
have been performed foring a onstant voltage on the isolated p-well of the matrix array
from 0V to -1V during the entire programming sequene. The drain voltage is dereased
to avoid juntion breakdown. Figures 2-31 and 2-32 show the good agreement obtained
between measurements and simulations for VDS=3.8V and 3.4V, respetively. Results are
illustrated both in linear and logarithmi time sales in (a) and (b), respetively. The blak
dashed line orresponds to the (VDS=4.2V,VBS=0V) ondition and has to be ompared with
the dark yan urve at (VDS=3.8V,VBS=-0.5V). High substrate voltages inrease the slope
of the urve in (b) and onsequently lower drain voltages an be applied to ahieve the
same Vth shift after a given programming time.
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|VB|
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VB = 0V
VDS = 4.2V
Figure 2-31  Same dynamis shown in Figure 2-29, but for a drain pulse to 3.8V and varying the
VBS from 0V to -1V. At high VBS programming by CHISEL ours boosting programming dynamis.
The model shows good agreement with measurements over a good range of voltage and programming
duration.
Simulation results in Figure 2-33 indiate the variation of the drain urrent, oating
gate harge and voltage, and power onsumption in the devie. A representative metri for
injetion eieny is provided by the ratio between the injeted and the drain urrent. The
dependene of this quantity on the threshold voltage of the ell is illustrated in Figure 2-34
as a funtion of both VDS (a) and of VBS (b). A strit trade-o is established between
several ritial design speiations inluding: programming time, bias voltages, program
eieny, power onsumption, endurane, drain disturb, spread of Vth distributions and
omplexity of CP iruitry. Requirements of short programming times (equivalently, high
Vth shifts) imply high bias onditions, whih provide better eieny as shown in Fig-
ure 2-34(a). On the other hand, an inrease of VDS exponentially inreases drain disturb
on the ells onneted to the same BL of the target devie (fr. Setion 4.3) and urrent
overshoots during voltage ramp-up. This phenomenon also boosts CHEI-indued degrada-
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Figure 2-32  Same dynamis as in Figure 2-31 but for a drain pulse to 3.4V.
tion, with the reation of interfae and oxide defets in the tunnel oxide, that ompromise
memory endurane and retention performanes (fr. Setion 4.2). Ciruit design omplexity
is also negatively aeted by aggressive devie performanes, in partiular high demands
of urrent and voltage onditions for harge pump iruits. Also, bulk bias voltages are
inreasingly adopted to overome high voltage and urrent requirements in embedded ap-
pliations. Figure 2-33(a) indiates the drain urrent peak redution, when the drain
voltage is dereased and the bulk voltage is raised of the same quantity. For this reason,
CHISEL programming oers a good trade-o between program eieny and high voltage
requirements. The redued ontrol of the V Pth distribution in CHEI onditions requires the
appliation of Program/Verify algorithms, inreasing the omplexity of HV iruitry and
reduing programming time [140, 141℄. The role of the dierent tradeos in programming
onditions will be further disussed in Chapter 5.
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Figure 2-34  Program eieny IFD/IDS versus threshold voltage Vth simulated for dierent drain
voltage onditions VDS at VBS = 0V (a), and for dierent VBS maintaining VDS=3.8V. The dashed
urve indiates a simulation performed with VDS=4.2V and VBS=0V and illustrates how eieny is
attened and optimized on the entire programming phase with bakbias voltages. This permits to
derease the required maximum drain urrent and relax CP design speiations.
The ompat model of Eq. 2.46 guarantees good salability around the operating on-
ditions, but its preditivity is redued for lower drain voltages below 3V. In suh a ase,
non-loal or Monte Carlo numerial solutions should be adopted to reprodue the depen-
dene of the arrier distribution on VDS. Furthermore, measurement results performed for
drain voltages ranging from 1.5V to 4.2V with a progressive algorithm indiate an inrease
of variability and dependene on the initial state of the ell for very low bias onditions
(Figure 2-35).
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Figure 2-35  Measured threshold voltage
variation as a funtion of programming time,
upon the appliation of a step-like pulse with
maximum VCB = 8.5V and drain voltage
from 1.5V to 4.2V.
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Erase dynamis Erase transient harateristis have been measured haraterizing the
variation of Vth versus erase time using the progressive erase algorithm. The 100ms pulse
applied to the word line of the devie is disretized in 10 steps having 10ms duration
and 10µs rise/fall time. For the nominal ondition at VCB=-16V the disretization is
performed in 20 pulses in logarithmi spaing to haraterize the Vth variation for very
short erase times. Three dies are haraterized and a smaller spreading than for program
harateristis is found. Three voltage onditions are investigated and reprodued with
the FN urrent model of Eq. 2.39 (Figure 2-36).
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Figure 2-36  Simulated (lines) and measured (symbols) variation of the ell threshold voltage as
a funtion of the erase time upon the appliation of a square pulse on the ontrol gate terminal.
Measurements are extrated dividing the erase pulse in 20 smaller steps and measuring the threshold
voltage of the ell after eah erase sequene; good agreement with simulations has been found.
Measurements in Figure 2-37 illustrate that the voltage partitioning on the ontrol gate
or on the bulk an be hosen without aeting the erase dynamis. Therefore, only the ramp
on the ontrol gate voltage pulse is ontrolled, maintaining the bulk of the matrix array
grounded. Constant-urrent erase algorithms are inreasingly applied in modern embedded
memories to improve ontrollability of the erase Vth distribution and relax requirements of
CP regulators [142℄. In these approahes, a voltage ramp, whose slew rate an be aurately
ontrolled by the feedbak regulators in swithed-apaitor iruits, is applied to the bulk
of the devie while the WL is biased at high voltages. Sine the urrent exponentially
inreases with the eletrial oxide eld, it is maintained onstant on the voltage ramp.
Lower ramp rates result in less eient and slower erase. Figure 2-38 shows the good
agreement found with simulations, varying the ontrol gate voltage from 0V to -16V with
a variable ramp rate from 80V/s to 53V/s. In suh an approah depletion onditions with
threshold voltages at 0V an be easily ahieved.
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Figure 2-37  Measured Vth versus erasing time for dierent erase methods. (a) Comparison between
progressive onstant gate voltage erase at -16V and progressive onstant gate and bulk voltage erase at
-8V and +8V, respetively. Negligible eets are found. (b) Comparison between progressive onstant
urrent erase ramping VCS from 0 to -8V and progressive onstant urrent erase ramping VB from 0
to +8V, both in 100ms. Dynamis are equivalent.
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Figure 2-38  (a) Pulse applied during onstant-urrent erase operation where the bias voltage on the
gate is inreased from 0V to -16V with a spei slew rate. (b) Variation of the ell threshold voltage as
a funtion of the total erasing time and for three dierent slew rates. Simulated results (lines) indiate
a linear derease of the Vth with time and are in good agreement with measurements (symbols).
2.4 Conlusion
In this hapter, a new SPICE model for the ash devie, developed on the paradigm of the
harge balane on the FG, has been desribed in detail. The model has been validated by
means of 2D and 3D TCAD AC simulations obtaining good agreement and salability of
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the oupling oeient of the struture, in various bias onditions. A omplete extration
methodology, relying on speially designed test strutures and onvergene algorithms,
has been developed. Charaterization and model extration has been performed on devies
integrated in a 65nm derivative tehnology, for DC, AC and transient regimes. The results
indiate that the model oers good salability with bias voltages and well reprodues the
behaviour of the ell upon the appliation of various program/erase algorithms.
Additional eets inlude disturb eets, rossouplings between the ells in the array,
devie aging and endurane/retention redution and statistial proess variation. These
ontributions will be desribed in detail in Chapter 4. The assessment of devie endurane
and the modeling of harge trapping phenomena requires a omplete numerial quantum
study that has been detailed in the following Chapter.
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Chapter 3
Charge trapping eets in CMOS
tehnologies
3.1 Introdution
The inuene of oxide defets in advaned CMOS tehnologies is beoming more prominent
as aggressive low power requirements and high endurane performanes are targeted. The
degradation of both oxide layers and Si/SiO2 interfaes in MOS devies is responsible
of unontrolled threshold voltage Vth shifts [143, 144℄, mobility and gate trasondutane
gm redution [145, 146℄, gate leakage [68℄, Fliker noise [147℄ and general devie lifetime
redution by oxide breakdown [148℄. The eets of defets on devie performanes are not
limited to MOS devies, but they also extend to Flash, SONOS, nanorystal and other
harge trapping memories [149,150℄. Indeed, it is ommonly believed that highly-energeti
arriers in programming by Channel Hot Eletron Injetion release hydrogen, whih then
diuses at the Si/SiO2 interfae and generates interfaial states [151, 152℄. Both defet
states and xed oxide harges aet DC and AC performanes, program/erase dynamis
and memory endurane [68,149,153℄. Moreover, a low-eld leakage urrent also alled stress-
indued leakage urrent aused by oxide traps appears and drastially redues memory
retention [68℄ [69℄. The understanding of the eets of traps requires advaned physial
models to evaluate the mehanisms underlying the Vth window degradation in ash devies
and the impat of traps on memory retention.
In this hapter, we will review and investigate the eets of traps using a non-radiative
multiphonon-assisted (MPA) model suitable for DC, AC and transient analysis. The nature,
the mehanisms of C/E of arriers and the general eets of point defets on the harater-
istis of eletrially stressed CMOS dieletris are disussed. Three of the most ommon
defet haraterization tehniques, the apaitane/ondutane-voltage (CGV) method,
the trap-assisted-tunneling (TAT) haraterization and multifrequeny harge pumping
(MFCP) are also introdued. Setion 3.2 deals with the desription of the MPA model. A
novel method for the alulation of the MOSFET gate impedane in presene of traps has
been applied to the analysis of AC MOS harateristis and a new CGV extration method-
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ology by reverse modeling is proposed. This approah ensures the physial modeling of trap
lling, frequeny response and devie eletrostatis. In Setion 3.4 trap-assisted-tunneling
in steady state DC onditions is analysed, investigating the role of the oxide regions on-
tributing to leakage. Transient eets linked to harge trapping and the role of the C/E
time onstants are detailed in Setion 3.5. Charge pumping tehniques have been applied
to the determination of the probed region in the oxide depth and in trap energy using the
onsidered MPA model.
Using the MPA model as a referene, eetive trap apture ross-setions and their
oxide depth and energy dependenies ould be extrated. These parameters are ritial for
the formulation of ompat and analytial approahes.
3.1.1 Interfae and bulk point defets
Typial point defets at the interfaes are represented by threefold-oordinated unoxidizing
Si atoms, whih ontain unsaturated valeny (dangling bonds). This kind of defet is
haraterized by an unpaired eletron loalized in a sp3 like silion dangling bond at the
interfae [154℄ and an thus be deteted using Eletron Paramagneti Resonane (EPR)
spetrosopy [155157℄. In these experiments, the soure of the dominating paramagneti
signal (Pb) has been identied as a dangling Si bond at the Si/SiO2 interfae. Its enter
is loated at the substrate part of the interfae and its bond is pointing towards the oxide
layer [158℄.
Conerning the harge attributed to the defets, Lenahan et al. demonstrated that in
the lower part of the Si bandgap (around 1/3 eV below midgap), Pb enters behave as dia-
magneti donor-like interfae defets, positively harged when oupied. As one moves to-
wards the bandgap, the defets beome paramagneti and neutral. The states in the upper
part of the bandgap peaking at 1/3 eV above midgap behave like diamagneti aeptor-like
enters, negatively harged when oupied by an eletron. The amphoteri nature of Pb
enters drastially alters the eletrial harateristis of CMOS devies. Brower [159℄ and
Cartier [160℄ [161℄ studied the role of hydrogen in the passivation of Si dangling bonds by
annealing [162℄ [163℄. Eletron Spin Resonane (ESR) spetra revealed both the atomi
struture, the density and the eletri level of Pb enters [157℄. Sine it is known that the
total interfae state density extrated from various tehniques (AC measurements, Charge
Pumping haraterization, DCIV measurements, ...) is in lose relationship with the Pb-
enter density [161,164℄, the determination of both their properties and nature has beome
of onsiderable importane in those modern tehnologies where novel oxide staks are in-
vestigated.
In parallel to experimental investigations, atomi sale modeling (ASM) studies have
been performed to analyze the mehanisms of generation and passivation of defets, the
atomi strutural rearrangement and eletrial harateristis [165℄ [166℄. Ab-initio studies
performed by [158,167℄ on lusters of Si atoms permitted to investigate the mehanisms of
strutural relaxation with a fairy good agreement with ESR spetra. Bulk oxide defets
generated by oxide vaany VO have also been deteted in amorphous SiO2 [168℄. These
point impurities have been labelled as E ′ enters after EPR analysis on neutron irradi-
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ated α-quartz [169℄, revealing the presene of a single unpaired eletron generating the
observed doublet in the hyperne spetrum. Four dierent E ′ enters have been identied
in amorphous Si [168℄ diering in the loal atomi arrangements and harge states. E ′1
on α-quartz and E ′γ enters on γ-ray irradiated silia glass have the same EPR spetra,
nature and origin from the vaany of a O atom in SiO2 [170℄. The presene of negative
g-shifts in ESR spetra revealed that the harging state of these defets is originated by
eletron trapping [169, 171℄ but their harge state is still under debate as both ab-initio
simulations [172℄ and CV measurements evidene the reation of a Si ↑ −Si+ pair around
a missing O enter with positive harge when the defet is oupied and spin loalized
around a single Si atom [173℄.
Among the eets of point defets on CMOS tehnologies, one of the strongest reliability
onerns is represented by Negative Bias Temperature Instability (NBTI) [174℄ whih man-
ifests as Vth and gm variations in PMOS devies. Defet extration tehniques [175,176℄ on
eletrially-stressed devies by high negative applied voltage revealed an inrease of states
at the Si/SiO2 interfae and trapping of bulk harges in the oxide stak. Similar eets an
be seen in NMOS devies upon the appliation of eletrial stress due to a high positive
applied voltage (Positive Bias Temperature Instability - PBTI [177℄).
The physial nature of the defets originating NBTI is still under debate: even if these
eets are reated after the devie undergoes eletrial stress, reent results onrmed the
presene of neutral point defets, whih behave as amphoteri harges and whose reovery
phenomena are onsistent with the dynami reovery of NBTI. Indeed, Campbell et al.
illustrated the role of (100) Pb0 and the nearly idential (111) Pb1 enters on onventional
EPR and spin dependent reombination (SDR) deteted EPR and orrelate these results
to DCIV measurements on eletrially stressed devies [162℄. From the modeling point of
view, the orrelation between mirosopi physial eets and marosopi NBTI empirial
eets is also under disussion. Indeed, one of the peuliar aspets of NBTI degradation is
the presene of both a quikly reoverable omponent and a slowly reovering (or perma-
nent) omponent [174,178,179℄. Reent studies seemed to reinfore the hypothesis that the
reoverable part is due to permanent oxide harge trapping, while the presene of interfae
states originated from Pb enters is ausing the permanent part [180℄. This theory has been
onrmed by showing the lose relationship between Random Telegraph Noise (RTN) and
NBTI reovery, and onsidering interfae and oxide defets having a wide spread distribu-
tion of apture/emission (C/E) harge trapping rates. The stohasti nature of the defets
is generally taken into aount in suh approahes [181℄. Sine RTN is onsidered the main
responsible for the utuation of individual trap oupanies, its physial explanation has
to be found in the trapping dynamis of single defets [182℄. Moreover, by showing the
strong deorrelation between C/E time onstants, lear experimental evidene has been
provided that reovery is due to independent defets and that the harateristi swithing
behavior is not due to a diusive proess. This hypothesis is assumed in the popular and
historial reation-diusion (RD) theory [183, 184℄. Evidene is found that the C/E tran-
sitions are ontrolled by multiphonon-assisted transitions [185187℄. Inreasing eort has
been performed to determine the relationship between the marosopi time onstants and
the mirosopi variables predited by multiphonon theory and assoiated to the tunneling
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interation between a arrier reservoir and the point defet position.
3.1.2 Trap haraterization
The eletrial haraterization of the amount of trapping states at the oxide-semiondutor
interfae, an be performed using several tehniques. Various researhers in the eld use
well-known CGV haraterization methods [72, 73, 188℄ for extrating trap onentrations
at Si/SiO2 interfaes. The energy distribution of interfae defets in the band-gap an be
extrated omparing Quasi-Stati (QS) and High Frequeny (HF) CV urves and reveals
two peaks aross the Si bandgap orresponding to interfaial Pb enters defets [160, 161,
188℄. However, due to the wide distribution of C/E rates, only small portions of the
trap distribution an be haraterized with ommon CGV measurement equipment [189℄.
Indeed, while traps near the substrate band-edges have harateristi frequenies whih are
too high to be measured, deeper traps in energy and depth are usually way too slow [190℄.
Charge pumping (CP) methods are urrently one of the most widely used Si/SiO2
interfae trap eletrial haraterization tehniques [191195℄. Similar haraterization
approahes have been introdued for the rst time in 1969 [196℄, applying periodi pulses on
the gate of a MOSFET, while keeping the other terminals grounded. During eah pulse, at
the high level voltage plateau, hannel inversion ours and the oxide and Si/SiO2 interfae
defets apture eletrons from the Si substrate ondution edge band. On the other hand,
when the voltage dereases to the low level region, trapped eletrons reombine with holes
aptured from the valene band [194, 197, 198℄. The total net urrent, measured on the
bulk ontat and integrated on an entire pulse, represents the reombination urrent in the
trap sites, and is maximum when the defets apture both eletrons in inversion and holes
in aumulation. The value of the urrent peak gives an indiation of the distribution of
defets at the Si/SiO2 interfae. Multifrequeny CP tehniques are urrently used to probe
spei parts of the spatial and energeti distribution of defets [198, 199℄. Additionally,
lateral proling tehniques relying on CP measurements are largely adopted to haraterize
the asymmetrial defet distribution along the hannel of MOSFET devies after stress by
hot arrier injetion.
While the haraterization of traps having long time onstants annot be performed us-
ing CGV or harge pumping tehniques, other tehniques an be adopted to analyze these
defets; one of the oldest has been found in the Photoluminesene Intensity Charateriza-
tion [200℄ (PIC), applied for interfae states present in III-V bulk materials. However this
approah permits to extrat only the total amount of all interfae states and its relative
insensitivity of the tehnique represents a strong limitation.
For this reason, other solutions have been reently found to haraterize single defets
and apture the mirosopi properties of impurities having long time onstants. These
methods, being performed on small-area devies, are not suering from the averaging out
of the individual defet properties and benet from the unambiguous identiation of their
properties [201℄. The Time Dependent Defet Spetrosopy (TDDS) [202, 203℄ analyses a
high number of stress/reovery experiments where single C/E events an be identied by
step-like traes on marosopi parameters, e.g. Vth and gm degradation. Typial defet
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time windows that an be analyzed range from few µs up to minutes or even hours [201℄,
while the gate bias dependene an be monitored on a wider range than in RTN [204℄.
Single defet haraterization has been performed also by Haider in [205℄ using Sanning
Tunneling Spetrosopy (STS) to image Si dangling bonds in the lattie and study their
reiproal ouplings. Other approahes are adopted to aurately determine mirosopi
properties of multiphonon-assisted transitions [206℄.
3.1.3 Charge trapping models - state of the art
Even though in the past 30 years CGVmethods have been onsidered reliable approahes [72,
74,189,207℄, they had to fae also ritis by a part of the sienti ommunity due to the lim-
itations of their empirial extration models [73, 208℄. Sine the formulation of pioneering
models investigating the impat of defet states that reside on the semiondutor surfae in
MOS apaitors [72℄, a onsiderable amount of eort has been devoted to obtaining a wider
understanding of the behavior of deeper traps in dieletri layers [209, 210℄. Most of these
latter approahes rely on the extension of the Shokley-Read-Hall (SRH) reombination
theory [211℄ onsidering elasti tunneling through the oxide barrier. Multi-Frequeny CV
(MFCV - [74, 189, 210℄), Deep-Level Transient Spetrosopy (DLTS - [212, 213℄), Trap As-
sisted Tunneling (TAT- [68,214℄) and Multi Frequeny Charge Pumping (MFCP - [215217℄
experienes have been analysed to extrat the spatial and energeti distribution of defets.
However, the models adopted in the aforementioned extrations an lead to major ap-
proximations in the estimation of the total trap density and inorret temperature depen-
dene [218℄. Indeed, as reently pointed out, the standard extension of the SRH reombi-
nation theory essentially predits a orrelation between the time onstants and depth-wise
position, whih is not veried experimentally [219℄.
Carrier apture/emission by means of non-radiative MultiPhonon-Assisted proesses [220,
221℄ have been studied in its appliation to TAT in SiO2 [70,71,83,214,222℄ and HfO2 [86℄
dieletris. The appliations of the studies performed by Palma et al. onrmed that the
C/E time onstants observed in RTN experiments, as long as their bias and temperature
dependenies, an be aurately reprodued with this approah [214℄. The exponential
dependene of the trapping rates with the distane from the interfae is in line with the
large measured spread of the C/E rates. However, an approah onsisting of oupling an
aurate MPA model to physial MOS impedane models to reprodue trapping eets has
not been developed yet.
3.2 Multiphonon-assisted trapping model
A multiphonon-assisted harge trapping model has been implemented into a self onsis-
tent 1D Poisson-Shrödinger solver [153℄ to investigate eletrially-stressed MOSFET oxide
staks. The model building bloks are detailed in Figure 3-1.
This setion disusses the hypotheses and the physial priniples of the onsidered
trapping model. In Subsetion 3.2.1, the rate equation ontrolling the exhange uxes
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with the substrate and gate reservoirs is realled. The main hypotheses on trap modeling
are explained. The solution of the equation requires determining the C/E uxes of arriers
Φc/Φe from one reservoir into the trap position in the oxide using multiphonon theory.
One the uxes are obtained, the rate equation is solved for the quasi Fermi level in the
dieletri and the trapped harge distribution ρT is found and applied to the Poisson solver
(Subsetions 3.2.4).
Poisson-Schrödinger  solver
MPA
trapping model
Rate equation
Figure 3-1  Sheme indiating the
model building bloks: a multi-band
Poisson/Shrödinger solver based on
a k.p losed boundary method, a
multiphonon-assisted trapping model for
the alulation of the C/E uxes Φc/Φe
from the arrier wavefuntions Ψj and
the energeti levels Ej , and the rate
equation solver for the determination of
the trapped harge ρT .
A novel approah for small signal AC analysis is introdued using a limited development
of the rate equation and the total impedane of the system is found (Subsetion 3.2.5).
3.2.1 Trap modeling and rate equation
Ab-initio density funtional theory (DFT) simulations indiate that the Si/SiO2 interfae
should be onsidered as a gradual transition from bulk Si to bulk SiO2 more likely formed
of a SixO2(1−x) material [223℄. The extension of this region is expeted to be ranging
from 2Å to 10Å [223,224℄ and to present a large number of unpassivated dangling bonds
after eletrial stress [225,226℄. Consequently, a lear distintion between Pb and E
′
defets
is diult to be established in suh a region. A general approah an be adopted to model
a wide variety of Pb, E
′
and other types of defets in the dieletri. However, in the analysis
of impedane eets, interfaial amphoteri defets generally represented by Si dangling
bonds, have been found to dominate the DC streth-out and AC response in the eletrial
harateristis. The signature of these defets on ESR spetra revealed that E ′ defets tend
to rapidly reover after the removal of the stress ondition [227℄. Furthermore, bulk traps
are unlikely to respond to the AC small-signal omponent due to their C/E frequenies
smaller than the small-signal frequeny [228℄.
Defets are distributed in the oxide layer in all spatial diretions and, as highlighted
in [229℄, they an have dierent energy levels. At a given ut aross the oxide stak at
position x, the spatial distribution of traps in the transversal plane an be related to a
wide energy distribution. In this work, a time-independent spatial and energy distribution
of the defets NT (x, ET ) in the oxide layer stak has been adopted. We did not onsider
the possible hange of the distribution vs. time, as in multi-state models linking the
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arrier C/E mehanisms with the generation/annealing dynamis within the NBTI and
RTN ontexts [179, 181, 182, 201, 230, 231℄. For impedane modeling, it has been veried
that no further degradation is added when performing admittane measurements one the
devie has been stressed.
The dynamis of trap oupation are ontrolled by the rate equation [70℄:
∂ρT (x, ET , t)
∂t
= Φc(x, t, ET )− Φe(x, t, ET )− Φ˜c(x, t, ET ) + Φ˜e(x, t, ET ), (3.1)
relating the variation in time of ρT (x, ET , t) with the eletrons e
−
(holes h+, respetively)
apture and emission ows Φc(x, ET , t) and Φe(x, ET , t) (Φ˜c(x, ET , t) and Φ˜e(x, ET , t), re-
spetively). The trap is assumed to be plaed at position x in the oxide and at energy
ET .
As ESR and STS experiments [157, 167℄ extensively demonstrated, Pb enters exhibit
an amphoteri harge nature, being neutral when unoupied and having the possibility
to apture a h+ or an e− (+ → 0 → −). In addition, depending on their nature (E ′γ,
E ′δ enters, ... [229℄), oxide/border defets an be aeptor -like traps, i.e. neutral defets
beoming negatively harged (0→ −) when an e− is aptured or a h+ is emitted, or donor -
like traps, whih are positively harged defets beoming neutralized (+→ 0) when an e−
is aptured or a h+ is emitted.
The total trapped harge ρT (x, t) for aeptor and donor, respetively, an be alulated
using:
ρT (x, t) = −
∫
ET
fT (x, ET , EF , t)NTdET ,
ρT (x, t) =
∫
ET
(1− fT (x, ET , EF , t))NTdET , (3.2)
where fT (x, ET , EF (x, t), t) expresses the oupation funtion of the trap, i.e. the probabil-
ity a trap plaed at energy ET and position x is oupied by an eletron at time t. The
quasi Fermi level at position x is indiated with EF (x, t, ET ).
Rigorous modeling of amphoteri states with doubled oupany would require to a-
ount for the Coulombi energy shift between the (0/-) and the (+/0) energy transition.
For Si dangling bonds suh energy shift an be quite large (e.g. approximatively 0.75eV for
defets on (111) Si surfaes [232℄) and a rigorous alulation would require to determine
two oupation funtions f 0T and f
−
T for eah oupany state [233℄. However, in order to
extend the formalism developed in this paper to amphoteri-like defets we negleted the
Coulombi energy and approximate the total harge with:
ρT (x, t) =
∫
ET
(1− 2fT (x, ET , EF , t))NTdET , (3.3)
In steady-state, the defets oupany funtions are at equilibrium with the arrier
reservoirs (hannel/gate). Thus, the onept of a quasi Fermi level EF (x) valid in the
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substrate an be extended to the trap site at position x. Therefore, summing left and
right-hand sides of the set of equations expressed by Eq. 3.1 for eah energy level, the rate
equation redues to:∫
ET
gNT (x, ET )
∂fT
∂t
dET =
∫
ET
[Φc(x, ET , t) + Φ˜e(x, ET , t)
−Φe(x, ET , t)− Φ˜c(x, ET , t)]dET , (3.4)
The expression of ρT in the left-hand side of Eq. 3.1 has been replaed by one of the
expressions in Eqs. 3.2 3.3, with a dierent defet harge fator g = {−1,−2}, resulting
from the derivative of ρT (aeptor/donor and amphoteri, respetively). The validity of
Eq. 3.4 for the DC and AC domains is disussed in Subsetion 3.5.
3.2.2 Capture/emission ows
The C/E ows Φc/Φe in Eqs. 3.1 and 3.4 and have been obtained using the theory of
non-radiative trapping of arriers by multiphonon-assisted proesses [185, 187, 234℄.
The e− ows are expressed using:
Φc(x, ET , t) = NT (x, ET ) (1− fT (x, ET , EF , t)) τ−1c (x, ET , t),
Φe(x, ET , t) = NT (x, ET )fT (x, ET , EF , t)τ
−1
e (x, ET , t). (3.5)
For h+ similar expressions are used:
Φ˜e(x, ET , t) = NT (x, ET )(1− fT (x, ET , EF , t))τ˜−1e (x, ET , t),
Φ˜c(x, ET , t) = NT (x, ET )fT (x, ET , EF , t)τ˜
−1
c (x, ET , t), (3.6)
where τ−1c (x, ET , t) (τ˜
−1
c (x, ET , t), respetively) is the apture rate for e
−
(h+, respetively),
and τ−1e (x, ET , t) (τ˜
−1
e (x, ET , t), respetively) is the emission rate for e
−
(h+, respetively).
Their evaluation requires onsidering the multiphonon theory for the alulation of C/E
arrier tunneling probabilities Wc/We.
3.2.3 Multiphonon transitions
Figure 3-2(a) illustrates the multiphonon-assisted tunneling mehanisms involved and the
C/E trapping ows onsidered at one interfae. In the onsidered model, an e− (h+, respe-
tively) an be aptured (emitted) from (to) the energy level Ej (E˜j, respetively) in a arrier
reservoir (gate or hannel) to an unoupied trap site at energy ET . This transition is as-
sisted by phonon emission/absorption assoiated to a strutural lattie energy relaxation
∆E. As will be shown in the following setions, the apture rate exponentially depends
on ∆E. One the arrier is aptured, any further strutural relaxation or defet annealing
modifying the trap wavefuntion, its potential or energy ET , e.g. through meta-stable
states as desribed in [179, 181, 182, 201, 229231℄, is negleted in our model.
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The theory of multiphonon-assisted interation [185, 187, 234℄ predits apture proba-
bilities Wc given by:
Wc(x, Ej, ET ) = 2π
~
R(∆E)|V |2 exp
(
F 2
F 2C
)
×
×

rS (1− ∆E
~ωS
)2
+ (1− r)
√(
∆E
~ωS
)2
+ 4n(n+ 1)

 , (3.7)
where ∆E = Ej − ET and n = (exp(~ω/(kBT)) − 1)−1 is the average number of phonons
of pulsation ω given by Bose-Einstein statisti, r and the Huang-Rhys fator S are model
parameters [220℄.
The term R(∆E) is expressed as:
R(∆E) =
1
~ω
exp
[
−(2n + 1)S + ∆E
2kBT
]∑
m
Im(ξ)δ(m~ω −∆E), (3.8)
being Im(ξ) the redued Bessel funtion of order m [235℄, T the devie temperature and
ξ = 2S
√
n(n + 1). The fator exp (F 2/F 2C) has been inluded to take into aount the
exponential dependene of the apture probability with respet to the eletri eld F in
the oxide. The ritial eld FC is a model parameter that an be extrated from TDDS
and STS measurements [182, 184℄.
The alulation of the emission probability We assumes that the trap is in thermal
equilibrium with the gate/hannel. From this hypothesis and applying the detailed balane
priniple [211℄, one has:
We(x, Ej, ET ) = e
ET−Ej
kBT Wc(x, Ej, ET ). (3.9)
In a omplete MOSFET system, the uxes at the two oxide interfaes (left - L: gate/oxide
interfae and right - R: oxide/substrate interfae) are indiated in Figures 3-2(b) as ΦL and
ΦR. Both the e− and h+ ontributions have been inluded in Eq. 3.1. In addition to TAT
tunneling mehanisms, diret quantum tunneling has been onsidered using a onventional
Tsu-Esaki model and the WKB approximation for alulating the barrier transmission
(Chapter 2).
(i) Defet wave funtion model
In order to alulate the wave funtion overlap |V |2 and the mirosopi model parameters
S and r, a model for the defet wave funtion is needed. The billiard-ball (BB) model at
the trapping enter proposed by Ridley [236℄ is used:
|Ψb(x)〉 =
{
1/
√
x3L, for |x− x0| ≤ x02 ,
0, for |x− x0| > x02 ,
(3.10)
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Figure 3-2  Multiphonon-assisted trapping mehanisms onsidered in the proposed model. (a) An e−
(h+, respetively) from the hannel at energy E (E˜ , respetively) is aptured by an inelasti tunneling
event through the energy barrier at the Si/SiO2 interfae losing energy ∆E (four C/E uxes for both
e− Φc / Φe and h+ Φ˜c / Φ˜e are onsidered). In (b), the eletron uxes ross the oxide with diret
and trap assisted tunneling. Similar onsiderations apply to h+.
where x0 is the extension of the trap enter, xL is the edge of the ube whih is iso-
volumetri to the sphere of the defet [220℄. Thus, xL = aT (
4π
3
)1/3 and aT =
~√
2m∗(Ec(x)−ET )
,
onsidering Ec(x) the ondution band level at position x and m
∗
arrier mass in the oxide.
The inuene of the trapped harge and state on the trap potential and wavefuntion has
been negleted.
(ii) Mirosopi parameters alulation
The transition matrix element between states b and j [70℄ has been expressed as:
|V |2 = |〈Ψb|U |Ψj〉|2 = 5πS(~ω2aT )2
∫ x+xL/2
x−xL/2
|ζ(z, Ej)|2dz, (3.11)
where ζ(z, Ej) is the wavefuntion alulated using the Shrödinger solver.
The Huang-Rhys fator S in the BB model an be determined using:
S =
27
4(~ω)2(qDxL)3
· D
2
ph
Mrω/~
, (3.12)
where Mrω/~ = 1/(ρmω) and the phonon-deformation potential Dph = 6 · 108 eV/m is
a tting parameter whih an be extrated from the measured values of the Huang-Rhys
fator. The phonon frequeny ω and the material density ρm are intrinsi properties of the
material. A single phonon frequeny has been assumed in this work onsidering an average
value determined in the studies of Berthe [237℄. The Debye uto wavevetor qD is dened
as qD = (6π
2/a0)
1/3
, with a0 equal to (0.25
1/3
) of the lattie onstant in Zin-Blend lattie.
Sanning tunneling spetrosopy studies in [237,238℄ performed on Si substrates estab-
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lish a value of S = 9.6 and ~ω = 32.5meV for Pb enter defets. These onstant values
have been used in this study, but the dependene of the AC harateristis on the Huang-
Rhys fator S has also been investigated varying its value from 0.1 to 50; the alulation
and measurement of this parameter and of its eld dependeny is still under debate; li-
terature studies performed on bulk materials reported values ranging from 50 down to
1 [185,187,234℄. The inuene of S and FC on the admittane and transient harateristis
has been investigated in [239℄ and in Annex D.
(iii) Capture/emission rates
The C/E rates of e− are dened as:
τ−1c (x, ET ) =
∑
j
Wc(x, Ej , ET , t)g2DD−(Ej),
τ−1e (x, ET ) =
∑
j
We(x, Ej, ET , t)g2DD0(Ej), (3.13)
where g2D =
m∗
Si
π~2
represents the 2D density of states in the semiondutor arrier reservoir
and m∗Si is the eetive mass of the arriers in Si (0.19m0 and 0.514m0 for e
−
and h+,
respetively, ompared to the free e− mass m0). The quantized energeti levels in the
reservoir Ej are determined using the PS solver [153℄. The oeients D are expressed as:
D−(Ej) = kBT ln
[
1 + exp
(−(Ej − EF )
kBT
)]
,
D0(Ej) = kBT ln
[
1 + exp
(−(Ej − EF )
kBT
)]
exp
(Ej − EF
kBT
)
, (3.14)
Similar onsiderations are applied for the alulation of the C/E rates of holes τ˜−1c /τ˜
−1
e .
Considering the system in thermal equilibrium, a Fermi-Dira distribution an be used to
desribe the arrier distribution funtion f(x, E , EF , t) in the semiondutor.
The model preditions have been ompared to those obtained using a multiphonon
apture model applied to the study of TAT urrent [70℄. Same struture and model pa-
rameters as in [70℄ have been used for the omparison. A good qualitative alignment on
multiphonon C/E frequenies alulated with Eqs. 3.13 is observed (Figure 3-3(a)). Quanti-
tative disrepanies have been attributed to some dierenes between the model in [70℄ and
this work. Indeed, we have onsidered both gate and substrate ontributions in the rate
equation, the impat of the eletri eld on h+ and e− uxes, inelasti emission towards
both the gate and hannel reservoirs and self-onsistent simulation of devie eletrostatis.
The importane of omputing a self-onsistent devie eletrostatis is shown in the band
diagram of Figure 3-3(b). The harge trapped in the oxide modies the potential prole
of the struture and thus needs to be taken into aount in the Poisson equation. For an
aurate analysis in all bias onditions, both gate and substrate uxes should be taken into
aount onsidering also the h+ trapping urrents towards the valene bands. Inelasti and
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diret tunneling towards the gate an also our with important eets on the TAT urrent
and trap oupation.
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Figure 3-3  (a) e− apture frequenies
τ−1c versus the position x in the oxide,
alulated with the proposed model
and with the model in [70℄. Struture
parameters are detailed in [70℄. (b)
Band diagram of the struture showing
the ondution and valene bands bend-
ing indued by the negatively harged
traps in the oxide layer.
Figure 3-4  Simulated apture (a) and
emission (b) frequenies of eletrons in
weak inversion onditions (V=0.9V) as
a funtion of the trap energy and depth
in the oxide layer. The oxide/substrate
interfae is plaed at position x = 0
with the substrate ondution and va-
lene band edges at 0eV and 1.2eV.
A zoom of the band diagram in Fig-
ure 3-3(b) in proximity of the Si/SiO2
interfae is shown. Cuts in energy and
depth are shown in Figure 3. The
preditions of the multiphonon-assisted
model show a strong derease of the
C/E rates in oxide depth and trap en-
ergy.
A theoretial study on the C/E rates dependene in energy, position and bias has been
onduted and is reported in [218℄. Capture ross-setions have also been extrated to
provide a referenes for ompat degradation models [240℄. Figure 3-4 shows a zoom of
the oxide region in Figure 3-3(b) in weak inversion onditions (V=0.9V). In (a), the higher
probability of e− of being aptured in the viinity of the Si ondution band edge is shown.
The energy dependene is explained onsidering that transition of arriers is less favourable
when a larger amount of phonons is emitted/absorbed. The emission rates in (b) indiate
a stronger energy dependene given by the detailed balane in Eq. 3.9. For the onsidered
voltages, the oxide eld remains smaller or omparable to the ritial eld FC and thus this
empirial parameter is assumed to have a redued eet on the harateristis; in strong
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inversion, the apture frequeny exponentially inreases with the applied bias voltage. A
similar exponential derease in energy and position has been observed for holes C/E rates.
Figure 3-5  Capture and emission rates
as a funtion of the oxide depth (e−
in (a) and h+ in (b)) and the trap
energy () related to the uts of Fig-
ure 3-4 along the dotted lines. The ap-
ture/emission frequenies are higher
near the Si/SiO2 interfae. The hole
apture/emission rates τ˜c/τ˜e are higher
in proximity of the Si valene band
ET = E
Si
V , while τc/τe peak near the
ondution band ET = E
Si
C = 1.2V .
The quantities referred to h+ are illus-
trated for V = -1.1V, while those re-
lated to e− for weak inversion ondi-
tions at V=0.9V.
To further quantitatively illustrate the phenomena, the energy and depth dependenies
of τ−1C /τ
−1
E have been illustrated at the Si/SiO2 interfae (x=0nm in Figure 3-4) and at the
Si ondution/valene band edges ESiC /E
Si
V (Figure 3-5). The exponential dependene due
to the wavefuntion penetration in the oxide is stronger than the dependene in energy. The
e− apture rate in weak inversion is of several orders of magnitude smaller than both the
emission rate and the apture rate of holes in aumulation, due to the redued inversion
harge in the hannel.
3.2.4 Steady-state DC regime
In steady-state onditions, i.e. for
∂ρt(x,t)
∂t
= 0, Eq. 3.4 simplies aording to∫
ET
[
Φc(x, ET , t) + Φ˜e(x, ET , t)− Φe(x, ET , t)− Φ˜c(x, ET , t)
]
dET = 0. (3.15)
The solution of this non-linear equation provides the value of the quasi Fermi level at the
trap position. The quasi Fermi level alulated from Eq. 3.15 in equilibrium onditions
remains equal to the quasi Fermi level in the gate/hannel, justifying the ommonly adopted
detailed balane hypothesis. Subsequently, the trap oupation fT and the distribution of
trapped harges ρT an be alulated supposing a Fermi-Dira distribution at the trap
position.
Partitioning is required to attribute the trapped harge to its appropriate energy band
and interfae in the alulation of TAT and AC response. The riteria adopted in this work
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onsider the net tunneling uxes Φn = Φc −Φe between the dierent bands and interfaes
as weighting fators.
The four net uxes ΦLn , Φ
R
n , Φ˜
L
n , Φ˜
R
n with respet to the e
−
and h+ ows at the left and
right oxide interfaes are determined. The harge partitioning is obtained using:
ρkT = −
Φkn
ΦLn − Φ˜Ln − (ΦRn − Φ˜Rn )
ρT ,
ρ˜kT =
Φ˜kn
ΦLn − Φ˜Ln − (ΦRn − Φ˜Rn )
ρT ,
(3.16)
where the index k = {R,L} has been added and refers to the left or right oxide interfaes
(L and R in Figure 3-2(b)). A similar approah is applied for weighting the TAT urrents.
Steady-state Trap-Assisted-Tunneling urrent alulation requires the uxes determi-
nation to be performed for the two interfaes and for both the gate and the hannel from
whih tunneling an our.
The net urrent density owing at one interfae is given by:
JkTAT (x) =
∫
ET
[Φkc (x, ET ) + Φ˜
k
e(x, ET )− Φ˜kc (x, ET )− Φke(x, ET )]dET , (3.17)
where index k = {R,L} has been added. The total net steady-state urrent density is
expressed as:
JSSTAT =
∫
x
JRTAT (x)dx = −
∫
x
JLTAT (x)dx. (3.18)
For thinner oxides, the diret tunneling urrent omponent JWKB has been onsidered
as well using a Tsu-Esaki model and adopting a WKB approximation for the determination
of the barrier transpareny [50, 241℄.
3.2.5 Transient and AC analysis
The transient TAT urrent at time t is represented by the left hand side of Eq. 3.4 and
dened as:
JTTAT (t) =
∫
x
∫
ET
NT (x, ET )g
δfT
δt
dETdx. (3.19)
The transient rate equation is solved using a nite dierene approah for the trap ou-
pation.
From a pratial point of view it is possible to obtain the gate impedane of the devie
from a transient simulation, applying a small sinusoidal signal on the gate. However, suh
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an approah requires a large omputational eort and thus, an alternate small-signal model
is preferred. A novel small-signal approah has been developed and validated, and ould be
found in [75,153℄. Equations for suh a model are desribed and reported in the following
setions.
The total system admittanes Y are alulated with:
Y (V, ω) = Y V (V, ω) + Y T (ω), (3.20)
where ω is the angular frequeny of the applied sinusoidal signal V (t) = V0 + v(t). The
rst ontribution Y T (ω) represents the intrinsi response of the defets at a given ω due
to loal quasi Fermi level variation. The seond ontribution Y V (V, ω) orresponding to
the inuene of the defets on the MOS harges should also be taken into aount. In the
alulation that follows all referenes to position x have been intentionally omitted.
(i) Intrinsi trap AC response
A general frequeny-dependent model suitable for multiphonon C/E is formulated, perform-
ing a small-signal analysis of the rate equation in the Fourier domain. Applying a gate
voltage signal V (t), a Taylor expansion is adopted around the DC operating V0, yielding:
fT (x, ET , V (t)) ≈ fT0 + δfT ,
EF (x, V (t)) ≈ EF0 + δEF ,
τ−1(x, ET , V (t)) ≈ τ−10 + δτ−1, (3.21)
where fT0, EF0 and τ
−1
0 are the steady state values of the trap distribution, quasi Fermi
level and apture/emission times.
Considering Eq. 3.4, we replae
∂
∂t
with jω = j2πν and the expressions of the ap-
ture/emission uxes in Eq. 3.5 for both holes and eletrons. Adding the ux ontributions
and removing the steady-state ux ontributions, it an be seen that after mathematial
derivation Eq. 3.4 redues to:
jω
∫
ET
gδfTNT (x, ET )dET =
∫
ET
NT (x, ET )[(1− fT0)(δτ−1c − δτ−1e ) + (3.22)
+fT0(δτ˜
−1
c − δτ˜−1e )− δfT τ−1t ]dET ,
In suh an expression, we expressed the sum of all the trapping as a harateristi trap
frequeny τ−1t :
τ−1t = τ
−1
c0 + δτ
−1
c + τ
−1
e0 + δτ
−1
e − (τ˜−1c0 + δτ˜−1c + τ˜−1e0 + δτ˜−1e ). (3.23)
The importane of this quantity relies on its diret relation with the ut-o frequeny of
the MOS admittanes as learly shown in Setion 3.3.1 and [218℄.
Expressing fT (x, ET , V (t)) using Taylor series expansion around the DC operating
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point, yields to:
δfT = −δEF (1− fT0)fT0
kBT
, (3.24)
and thus:
δEF =
kBT
∫
ET
NT ((1− fT0)(δτ−1c − δτ−1e ) + fT0(δτ˜−1c − δτ˜−1e ))dET∫
ET
NT (gjω + τ
−1
t )(1− fT0)fT0dET
. (3.25)
The admittane omponent is alulated using the trapped harge expression in the left
hand side of Eq. 3.4:
yT (x, ω) = jω
∂ρT
∂V
= jωg
∫
ET
NT (x, ET )δfT
vac
dET ,
Y T (ω) =
∫
x
yT (x, ω)dx, (3.26)
where vac is the amplitude of the small signal pulse.
Eqs. 3.25 and 3.26 are key equations derived to obtain the total intrinsi trap ondu-
tane GT = Re(Y T (ω)) and apaitane CT = Im(Y T (ω))/ω. In the derivation of Eq. 3.25
and 3.26, we have only onsidered the harge trapping uxes exhanged with the substrate
R. Extending the method inluding the apture/emission with the gate reservoir L and
separating eah ontribution between holes and eletron ontributions, leads to onsider 4
admittane omponents yRT (x, ω), y
L
T (x, ω), y˜
R
T (x, ω), y˜
L
T (x, ω).
Upon the appliation of a low-frequeny sinusoidal signal to the gate, all traps are
expeted to respond to the bias voltage [73℄. In suh a ase, the transient uxes are
onsidered null, with the traps reahing the equilibrium with the arrier reservoirs whenever
the bias voltage hanges. Consequently, GT is null and the intrinsi quasi-stati trap
apaitane CT an be dened as:
CTDC ≡ CT (ω → 0) =
∂QT
∂V
=
∂
∫ ∫
ρT0dETdx
∂V
. (3.27)
As ω inreases, the trap C/E rates beome omparable to the frequeny of the small-
signal omponent and lling of defets and trap response is redued [73℄. When driving the
devie at high frequeny, traps do not follow the small-signal voltage applied to the gate
and an be out of equilibrium with the reservoirs. Consequently, for a given DC bias, the
harge density due to lled traps is a distribution of xed harges and only their inuene
on devie eletrostatis is onsidered.
(ii) Complete MOS admittane model
Trap lling indues a modiation of the eletrostatis of the system, aeting the MOS-
FET bulk and inversion harges QB and QI . This orresponds to two admittane om-
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ponents Y VGB and Y
V
GC, respetively. These quantities do not only depend on the applied
voltage V but also on the total trapped harge QT = QT0 + δQT (t) and onsequently on
the frequeny. The harges an be linearised using Taylor expansion around the DC point
O (V0, QT0), where the devie and the defets are in equilibrium onditions. For simpliity
the alulation is shown for QB, the same onsiderations applying to QI :
QB(V,QT , t) = QB(V0, QT0) +
∂QB(V,QT )
∂QT
∣∣∣
O
δQT (t) +
∂QB(V,QT )
∂V
∣∣∣
O
v(t), (3.28)
and the related admittanes as:
Y VGB(V,QT ) = jω
∂QB(V,QT )
∂V
=
∂QB(V,QT )
∂QT
∣∣∣
O
Y T (ω) + jω
∂QB(V,QT )
∂V
∣∣∣
O
, (3.29)
Two ontributions enter in Eq. 3.29. Realling Eq. 3.26, we an notie that the rst
ontribution depends on jω ∂QT
∂V
= Y T (ω) with the orretive term ∂QB(V,QT )
∂QT
∣∣∣
O
. This an
be determined expressing the harge variation as:
∂QB(V,QT )
∂QT
∣∣∣
O
=
QHFB −QLFB
QHFT −QLFT
=
CGB(ω →∞)− CGB(ω → 0)
CT (ω →∞)− CT (ω → 0) , (3.30)
with QHFB = QB(V, ω →∞) and QLFB = QB(V, ω → 0).
The gate-to-bulk CGB(ω →∞) = Q
HF
B
−QB0
vac
is alulated from the devie eletrostatis
simulated at V = V0+vac with the self-onsistent PS solver, when all the traps are supposed
not to respond to the frequeny and are onsidered as xed harges. In suh a ase they
do not follow the small signal bias voltage and their harge distribution remains the same
as the one alulated in DC onditions (modulated through fT0), as at innite frequeny
the defets have not the time to respond to a small signal voltage variation applied to
the gate. The apaitane CGB(ω → 0) = Q
LF
B
−QB0
vac
on the other hand is obtained from
a PS simulation applying the same DC voltage V = V0 + vac, with fT alulated from
the new bias onditions. Similar onsiderations apply for the gate-to-hannel apaitanes
CGC(ω →∞) and CGC(ω → 0) using QI .
Knowing that the trap response is null at high frequeny (ω → ∞ ⇒ δQT → 0), the
seond ontribution in Eq. 3.29 is:
Y VGB(ω →∞) = jω
∂QB(V,QT )
∂V
∣∣∣
O
= GGB(ω →∞)− jωCGB(ω →∞). (3.31)
The ondutane GGB = ∆(JWKB+J
SS
TAT )/vac is determined from the steady-state trap
assisted JSSTAT and the diret tunneling JWKB urrent omponents.
We replae the two ontributions with the expressions obtained in Eqs. 3.30 and 3.31.
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Therefore Eq. 3.29 an be rewritten as:
Y VGB(V,QT ) = Y
V
GB(ω →∞)− Y T (ω)
CGB(ω →∞)− CGB(ω → 0)
CT (ω → 0) , (3.32)
As detailed in Eq. 3.32, the total admittanes an be expressed from the high frequeny
term and a orretion term proportional to the intrinsi total trap admittane.
(iii) AC model validation
The proposed AC signal model has been ompared to the transient approah simulating
the response upon the appliation of a sinusoidal voltage pulse and extrating all the
displaement urrents in the system. The struture taken into aount is a 50Å-thik
SiO2 NMOS devie where a Gaussian trap distribution in energy and position is plaed
at 2Å from the Si/SiO2 interfae. Figure 3-6 ompares the trap response obtained with
the two approahes for an amphoteri-like trap distribution. The displaement urrents
determined from transient simulations are used for extrating the admittane omponents
of the system. In partiular, Y VGB, Y
T
GB, Y
V
GC and Y
T
GC have been extrated from the am-
plitudes of the urrent densities JVGB =
∂QB
∂t
, JTGB =
∂Q˜T
∂t
, JVGC =
∂QI
∂t
and JTGC =
∂QT
∂t
using Y = |J |/vac exp(j∆Φ); ∆Φ is the phase shift between J and v(t). In Figure 3-7,
the applied AC sinusoidal pulse and the transient urrent owing towards the ondution
band upon the appliation of a small-signal voltage is plotted as a funtion of time. The
admittanes are then extrated from the phase shift Φ and amplitude vac of the response
signal with respet to the applied sinusoidal pulse. The real and imaginary parts of the
admittanes enable the alulation of the ondutanes and apaitanes, respetively.
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Figure 3-6  Trap apaitane CTCB (a) and ondutane G
T
CB (b) alulated with the AC small-signal
model (lines) and the transient extration (symbols) as a funtion of the AC frequeny. The applied DC
voltages range from 0V to 2.0V with steps of 0.1V. The ut frequeny is related to the harateristi
trap frequeny τ−1t determined with Eq. 3.23.
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Figure 3-7  Applied AC pulse (blak solid
line), hannel displaement urrent JVGC (red dot-
dashed line) and trap displaement urrent JTGC
(blue dashed line) as a funtion of time simulated
in transient regime. The alulation of the ad-
mittane omponent is performed determining a
phase shift ∆Φ and the ratio of the amplitudes
between the urves and the applied pulse.
3.3 AC analysis
AC harateristis (ondutane and apaitane) of multingered NMOS devies inte-
grated in a 65nm derivative tehnology have been measured using a HP4284A LCR-meter.
The bulk and drain/soure omponents have been separated and the parasiti omponents
of the ontat pads and metal lines appropriately removed from the ontribution of the
ative devie. The transistors have been subjet to eletrial stress by applying a posi-
tive onstant gate voltage stress (PCVS) through the oxide stak, keeping the other nodes
grounded and varying the duration of the pulse tstr or the applied stress voltage Vstr.
3.3.1 CV harateristis
Upon the appliation of eletrial stress, Pb-enter defets are usually reated in the in-
terfaial layer between Si and SiO2 at a distane of a few Å from the interfae with the
substrate. To study this eet with the proposed model, an amphoteri distribution of
traps has been plaed from the Si ondution band to the Si valane band as in Figure 3-8.
In the extration of the spatial/energeti defet prole, we onsidered a simple form for
the energeti and spatial distribution of defets, i.e. two Gaussian distributions in energy
and trap depth. The spatial mean value is plaed at 2Å from the Si/SiO2, the energy
mean is in orrespondene of the Si midgap, the spatial variane σx is 2Å and the energeti
variane σE is 0.6eV (almost uniform energeti prole in the midgap). The validity of this
trap distribution is further disussed in Subsetion 3.3.3.
Figures 3-9 and 3-10 ompare the split CV harateristis CGC and CGB of fresh and
degraded devies, after dierent stress onditions. In (a), the harateristis of an un-
stressed devie having an oxide thikness of TOX = 65 Å have been tted without traps
in the oxide stak. Dierent PCVS stress onditions have been applied: (b) tstr = 1000s
at Vstr = 6V , () tstr = 100s at Vstr = 6.7V , (d) tstr = 1000s at Vstr = 6.7V . The same
prole has been adopted for all the ases. Only the total defet onentration is varied:
(b) NT = 0.4 · 1012 cm−2, () NT = 0.78 · 1012 cm−2, (d) NT = 1.82 · 1012 cm−2. In
addition, xed harges are expeted to be stuk in the oxide during degradation by Fowler-
101
Chapter 3. Charge trapping eets in CMOS tehnologies
Figure 3-8  (a) Band diagram
of a FET devie where traps
plaed into the oxide stak model
the distribution of amphoteri de-
fets for stressed devies. The
defets are plaed at the Si/SiO2
interfae at 2Å from the inter-
fae and with variane 2Å, while
in energy the prole is entered
at 0.8eV from the Si valene
band edge and has a variane σE
= 0.6eV.
Figure 3-9  Gate-hannel apaitane CGC as
a funtion of the bias voltage for dierent small-
signal frequenies and stress durations. In (a),
the harateristi of a fresh MOS devie is shown.
From (b-d) the devie has been stressed for dier-
ent onditions using positive CVS. Measured re-
sults (symbols) well math apaitane values al-
ulated with the multiphonon-assisted AC model
(lines).
Figure 3-10  Idential measurement onditions
as in Figure 3-9(a) through (d), but showing
the gate-bulk apaitane. Also in this ase the
eets are reprodued, inluding the frequeny-
dependene of bulk harges in weak inversion.
Zooms are provided in the insets at the bottom
of the gure.
Nordheim tunneling [242℄ ausing a rigid voltage shift of the harateristis. The positive
voltage shift varies with the stress ondition and remains relatively small ompared to the
the 600-700mV streth-out Vth shift due to trap lling: (a) ∆V = 50mV, orrespond-
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ing to a surfae onentration of 1.56 · 1011 cm−2, (b) ∆V = 100mV, orresponding to
3.12 · 1011 cm−2 and () ∆V = 250mV, with 7.8 · 1011 cm−2. Both the threshold voltage
shift and the parasiti apaitive omponent of the traps are reprodued for a frequeny
range from 500Hz to 1MHz. A similar extration has been performed only on CGC in
Figure 3-9(e) and (f) on a devie with TOX = 50Å, stressed for 100s and 1000s of PCVS
at Vstr = 5.5V . Minimal variations in the defet onentration energy prole have been
applied; the extrated total onentration is 1.3·1012 cm−2 and 2.05 1012 cm−2, respetively.
As evidened by all the CV urves, several eets attributed to harge trapping meh-
anisms emerge in stressed devies:
(i) inversion/aumulation are delayed to higher voltages: CGC/CGB are subjet to a
shift and a streth-out [73℄);
(ii) the CGC apaitane presents a frequeny-dependent inrease in proximity of the
weak inversion region whose amplitude depends on tstr and Vstr ;
(iii) the CGB apaitane presents a frequeny-dependent inrease in depletion region and
near the at-band voltage Vfb;
(iv) the CGB apaitane presents a frequeny-dependent redution in the weak inversion
region in orrespondene of eet.
The streth-out of the apaitane in both inversion and aumulation is attributed to
defet harging [143℄ and is orrelated with the amplitude of the peaks in weak inversion and
depletion. Sine the CV streth-out is only aused by a hange in the eletrostatis of the
system in equilibrium onditions, eet (i) is not dependent on the frequeny of the applied
pulse. In equilibrium DC onditions the quasi Fermi level is pinned to the substrate and
gate reservoirs, and the trap oupation follows this level. However, it should be pointed
out that this is not the ase in transient simulations where traps respond with a wide spread
of C/E rates. In a similar way and due to the amphoteri nature of the defets, as the
applied voltage dereases and the aumulation layer of h+ is formed, apture events from
the Si valene band beome more probable and traps beome globally positively harged.
To explain the frequeny dependene of both CGC and CGB (eets (ii) and (iii)), one
should onsider that at a given frequeny, only traps with C/E rates higher than the mea-
surement frequeny are able to follow the AC small-signal voltage. The strong dependene
of the rates with respet to trap position results from the exponential derease of the
evanesent arrier wavefuntion in the oxide depth [240℄. Additionally, the dependene
with trap energy is related to the lower probability of absorbing/emitting phonons and to
the derease of the apture trap radius for deeper traps in energy.
Given the wide distribution of C/E rates in energy and position, only traps in proxim-
ity of the Si ondution band apture/emit eletrons and respond to the AC small-signal.
This is highlighted in Figure 3-11, where the harateristi trap frequeny τ−1t , alulated
with Eq. 3.23 is illustrated as a funtion of trap energy and position. Similar results an
be obtained for h+ in orresponding bias onditions. The aessible regions in energy
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Figure 3-11  Charateristi response τ−1t of the defets in the oxide layer for at band (a), depletion
(b) and weak inversion regions () indiating the frequeny at whih one trap an ommuniate with
the gate and hannel reservoir at dierent bias voltage. The interfae with the substrate is at x=0.
The energy referene is at the Si valene band. Capture/emission are favorable in proximity of the
ondution and valene bands of the Si substrate. In proximity of the gate, traps an easily ommuniate
with the gate reservoir, but the AC response is negligible due to their distane from the Si surfae.
Cuts in energy and depth are shown in Figure 3-12.
and position an be more quantitatively identied in the uts in energy and depth shown
in Figure 3-12(a-b). A similar analysis has been performed in depletion (V = −0.1V )
and for dierent devie temperatures (from −40◦C to 100◦C). In Figure 3-12() the de-
pendene on oxide depth is shown in proximity of the midgap for h+. In Figure 3-12(d),
the ut-o frequeny exponential variation in trap energy at the Si/SiO2 interfae further
illustrates the redued response of midgap defets in depletion regime. The exponential
dependene in temperature is given by the multiphonon assisted C/E rates. The wide
exponential distribution of C/E rates in energy ould be at the origin of an apparent lak
of orrelation between the apture rate and the defet depth, as reported in [219, 243℄.
The large exponential derease of τ−1t in energy and position explains the strong frequeny
dependene of the intrinsi trap apaitane: in weak/strong inversion, traps near the Si
ondution band easily exhange arriers with the hannel and their apaitane response
is maximum and saturating. In depletion, both the arrier onentrations and the ut-o
frequeny are redued, with lower frequenies required to san the traps; onsequently, for
a given frequeny, the apaitive response dereases. At at-band and in aumulation,
the h+ trapping probability inreases and defets near the Si valene band having a ut-o
frequeny higher than the AC signal frequeny an be haraterized [240℄.
(i) Temperature dependene
Multiphonon assisted transitions generally exhibit a strong temperature dependene. Fig-
ure 3-13(a) indiates the intrinsi parasiti trap apaitane for dierent bias onditions
and frequenies, after deomposing the trap response from the system apaitanes. For
two voltage onditions, the trap apaitane has been alulated varying the devie tem-
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Figure 3-12  Depth (a) and energy (b) dependenies of the trap response frequeny τ−1t . The uts
orrespond to the lines indiated in Figure 3-11 for the three onsidered bias voltages. In (a), τ−1t is
taken at the ondution band level, while in (b) the results are shown at the Si/SiO2 interfae. In
depletion (solid line), the exponential derease of the trap response prevents the haraterization of
midgap traps, whih respond with very low frequenies. () Trap ut-o frequeny vs. trap depth
in the oxide layer for dierent temperatures from −40◦C to 100◦C and at gate voltage V = 0.9V .
Results in proximity of the midgap are shown. In (d), τ−1t is shown as a funtion of defet energy and
temperature. The response of traps deeper in the oxide layer and in energy exponentially dereases,
while it inreases with temperature.
perature over a wide range of values (Figure 3-13(b)) and indiate a large variation of the
ut-o frequeny. CV urves of the stressed devie in Figure 3-9(f) have also been mea-
sured at lower temperatures (Figure 3-14(a-b)), where multiphonon transitions are slower
due to the derease of the phonon oupation fator (n in Eq. 3.7). Consequently, the trap
ut-o frequeny dereases and thus the trap apaitane measured at a given frequeny
is redued (Figure 3-12(d)). It should be pointed out that the magnitude of the parasiti
apaitane ontribution and the quantity of streth-out remain onstant, whih implies
that the total defet onentration does not vary for low temperatures.
The CV measurement has also been performed at higher temperatures. In suh a
ase the parasiti trap apaitane is enhaned at intermediate frequenies (i.e. larger
spreading of the urves in frequeny). In addition, evidene of trap reovery is found
in the redution of both trap apaitane peaks and streth-out eets with temperature
inrease. Reovery has been taken into aount in the model by dereasing the total trap
onentration to 1.82 · 1012 cm−2. Good agreement with measurements has been found
both in terms of streth-out and magnitude of parasiti peaks. In addition, the spreading
in frequeny is well aligned with the inrease of C/E rates and of the apaitive response
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Figure 3-13  (a) Simulation results showing the intrinsi parasiti trap apaitane of devie in Fig-
ure 3-9(f) for dierent bias onditions and frequenies. The parasiti trap ontribution CT strongly
depends on the frequeny of the applied AC signal (dashed lines). At low frequeny, all the traps
are able to follow the AC omponent and the response saturates. The parasiti trap omponent is
added to the apaitanes of the MOS system (symbols). In quasi-stati onditions (ν → 0) the solid
blak line of CGG is obtained. (b) Simulated trap apaitane as a funtion of small-signal frequeny
and temperature. Calulations for two voltage onditions are shown. The extrated ut-o frequeny
orresponds to the τ−1t frequenies in Figure 3-11, determined for the distribution of defets. The expo-
nential variation of 3 orders of magnitude with temperature varying from −40◦C to 100◦C orrelates
with the variations of τ−1t shown in Figure 3-12(d).
at lower frequenies.
(ii) Oxide thikness and devie onguration
Similar CV analysis has been performed on dierent oxide staks, inluding the tunnel
oxides of ash devies. The haraterization results omparing fresh devie harateristis
with those after 1000s of positive onstant urrent stress (PCCS), are shown in Figure 3-15
and evidene the presene of similar degradation phenomena.
PMOS devies have also been investigated, notiing qualitatively similar eets found
on NMOS devies. Figures 3-16(b-d) show CGB and CGC apaitanes of stressed PMOS
50Å devies, measured after applying a negative onstant-urrent stress, as a funtion
of bias voltage and small-signal frequeny. The apaitanes present the same eets
previously illustrated and similar ut-o frequenies an be notied.
3.3.2 GV harateristis
Figure 3-17 shows the simulated intrinsi response of traps on the ondutane GTGG as
a funtion of the small-signal frequeny and for dierent DC voltages. The apaitane
106
3.3. AC analysis
Figure 3-14  Measured (sym-
bols) and simulated (lines) CGC
apaitane in weak inversion as
a funtion of applied bias, for
dierent frequenies and temper-
atures. The measurements are
performed in a spei order.
Low temperature measurements
at -40
◦
C and 0
◦
C (a-b) show a
derease of the trap frequeny re-
sponse with a narrowing of the
parasiti response. At 75
◦
C, a
part of the defets relaxes due to
the long benh stabilization time
(10 minutes) before the measure-
ment (). Finally, in (d) the
apaitane has been measured
again after the haraterization
at 75
◦
C to highlight the reovery.
Figure 3-15  Measured gate apai-
tanes as a funtion of applied volt-
age for dierent devies with oxide
thikness ranging from 18Å to 100Å.
Both the harateristis of fresh and
stressed devies are shown. For
the stressed devies, three frequenies
have been measured to highlight the
parasiti trap response.
derease at high frequeny (inset) orresponds to the exponential inrease of the trap
ondutane.
Figure 3-18 illustrates the measured MOSFET ondutanes under the same stress
onditions as in Figure 3-9(d). Parasiti peaks an be seen on both the GGC (in (a) -
blue solid shading) and GGB (in (b) - red shading) ondutanes after 1000s of eletrial
stress. In addition to the positive parasiti peak near the at band voltage (solid lines), the
bulk ondutane shows a negative parasiti ontribution in orrespondene of the peak
on GGC in weak inversion (dashed lines). This indiates the response of the bulk harges
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Figure 3-16  Measured CGC (a-b) and
CGC (-d) apaitanes for NFET and
PFET with TOX = 50Å, respetively, as a
funtion of applied voltage and small signal
frequeny. The harateristi ut-o poles
are indiated in white for both the apa-
itanes. Positive CCS stress has been ap-
plied in both the ases. The degradation
the PMOS devie undergoes is smaller than
the NMOS devie.
Figure 3-17  Simulated parasiti trap ondu-
tane for devie in Figure 3-9(f) as a funtion of
the small-signal frequeny at four dierent ap-
plied voltages. The total trap onentration is
NT = 2.05 · 1012cm−2. The simulated trap a-
paitane is also shown in the inset. The pole
frequenies an be identied in both urves.
to the lling of traps by eletrons and orresponds to the frequeny dependene of CGB
in inversion. From a physial point of view, the presene of a ondutane peak an be
interpreted as a urrent omponent that is added to the steady state TAT. The magnitude
of all the peaks inreases at high frequeny. It should be pointed out that the negative
peak on GGB is masked by the rise of GGC in inversion and thus it annot be identied
when only measuring the total ondutane GGG. The negative ondutane implies that
the trap site behaves like an ative element. Indeed, in the same way as urrent through
positive resistane implies that energy is being dissipated, the urrent through a negative
resistane implies a soure of energy.
Figure 3-19 presents ondutane measurements as a funtion of applied voltage per-
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Figure 3-18  Measured ondu-
tane as a funtion of the ap-
plied bias for after 1000s of pos-
itive CVS for a devie having
a 50 Å SiO2 oxide stak. In
(a), a frequeny dependent peak
is present on the GGC ondu-
tane in weak inversion ondi-
tions. This peak orresponds to
the parasiti trap response on
the apaitane in weak inversion
due to the ommuniation of e−
in the substrate ondution band.
A similar eet is present at at
band onditions on GGB ondu-
tane. In weak inversion, a neg-
ative ondutane peak on GGB
is measured as well (dashed lines
in (b)). The total MOS ondu-
tane is shown in ().
formed after 1000s of PCCS at Istr = 10
−8A using a devie with Tox = 18Å. Simulations
obtained using NT = 2.8 ·1012cm−2 are also shown in (b), with a distribution similar to the
one adopted for Figure 3-9. Both the hannel |GGC| in (a) and bulk |GGB| ondutanes in
(b) are mathing well with measurements and show the exponential derease of the peaks
in frequeny.
Additionally, both the steady-state TAT and the diret tunneling urrents alulated
with Eq. 3.18 have been taken into aount. This is partiularly evident at higher bias
voltages, where the ondutane inrease due to oxide leakage urrent is present on both
simulation and measurement results.
3.3.3 Disussion
(i) Probed region
In AC analysis, the probed region, i.e. the area of the dieletri in energy and depth on-
tributing to the trap apaitane response, an be determined by the defet AC apaitane
response normalized with respet to the applied trap onentration NT (x, ET ):
pAC(x, ET , ν) =
∫
V
CT (x, ET , V, ν)
NT (x, ET )
dV, (3.33)
109
Chapter 3. Charge trapping eets in CMOS tehnologies
Figure 3-19  Measured (symbols) and simulated (lines) ondutanes as a funtion of applied voltage
and frequeny (from 5kHz to 1MHz) for a devie with Tox = 18Å and after 1000s of onstant urrent
stress at Istr = 10
−8A. Good agreement is found for both |GGC | in (a) and |GGB | in (b). In partiular,
the negative peak on GGB in weak inversion is also well reprodued.
Sine we are interested in the sanned region, independently from the trap onentration,
normalization over NT (x, ET ) is needed. For eah gate voltage V , a spei region of the
energy band-gap is probed. The regions ontributing to the CV response are indiated in
Figure 3-20 as a funtion of the oxide depth and energy for two dierent frequenies and
DC voltages. Figure 3-20 also shows the inrease of the depth of the probed region when
the small-signal frequeny is lowered. This is in good agreement with previously shown
results on C/E rates.
The region probed during a omplete CV measurement an be alulated integrating
over all the DC voltages. Due to band bending eets, the shape of pAC is deformed to
san higher energeti and deeper defets.
Figures 3-21(a-b) show the region probed with an entire voltage sweep, simulated for
a frequeny of 20kHz in the dieletri of a CMOS devie having TOX=28Å. The aessible
region is loalized at the Si/SiO2 interfae, in proximity of the Si ondution E
Si
C and
valene bands ESiV , and presents a strong dependene on ν. Figures 3-21(b-) illustrate
the region alulated for frequenies of ν = 20kHz and ν = 1MHz. In Figure 3-21(d), the
probed region has been alulated at ν = 1MHz for a thiker devie having TOX = 50Å.
Lower frequenies are able to san deeper traps in the oxide depth and in energy. As
frequeny dereases, the region extends from the Si ondution and valene band edges
towards midgap energies and deeper traps. Mid-gap defets require low frequenies to be
sanned, due to the low density of arriers when the devie operates in depletion. During
the extration, their response is always present and it annot be disriminated from the
ontribution of the sanned defets. A frequeny of 1MHz is able to probe 1nm depth
defets and in an energy range of more than 2/3 of the Si band-gap. Comparing () and (d),
it an be notied that AC haraterization is able to san deeper defets in thinner oxides.
On the other hand, traps near the substrate band-edges have harateristi frequenies too
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Figure 3-20  Simulated and
normalized apaitive response
of traps in oxide depth and
trap energy, for two frequen-
ies (1Hz and 1kHz) and two
DC voltages in depletion and
aumulation on devie in Fig-
ure 3-9(f). Lower frequen-
ies san deeper in the oxide.
Lower apaitane response is
obtained in depletion regime.
high and thus their ontribution annot be redued for the frequenies available in ommon
LCR meters [218℄. This onrms that CV measurements are able to san only shallow traps
in energy and at the Si/SiO2 interfae. Inversely, this also means that the derease of trap
onentrations at Si midgap revealed by empirial models an be attributed to the onstant
ross-setions approximation whih is adopted in most of these extration tehniques.
Figure 3-21  (a) Probed region in the entire oxide layer vs. trap energy and depth from the interfae, for
the devie having TOX=28Å. Band bending ours depending on the applied voltage and a trapezoidal
shape is found both near the ondution and valene bands of Si. (b-) Zoom from (a) of the region
at the Si/SiO2 interfae. Defets at 1nm from the oxide/hannel interfae are aessible with AC
haraterization analysis. (d) Zoom of the probed region at the Si/SiO2 interfae for a 5nm-thik
devie. The same qualitative shape is observed but a shallower region is probed. The referene energy
is the Si valene band edge plaed at 0eV. The Si/SiO2 interfae is at depth x=0nm.
It is worth noting that the extration of the trap onentrations with AC hara-
terization depends on the mirosopi multiphonon trapping parameters S and FC in
Eqs. 3.7 and 3.8. A omplete modeling study of the dependeny of the probed region
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on model parameters is in Annex D.
(ii) Defet distribution extration
A relevant question relates to whether trap parameters, suh as the Huang-Rhys fator
and the spatial/energeti trap distribution, an be determined experimentally. Inversely,
ould the presented model be used for the interpretation of measurements, suh as CV
vs. frequeny and apture ross setions results assoiated with deep oxide defets? Some
authors laim it is possible and interesting to do so [189,234,244℄, although as pointed out
by Stoneham, tting the defet parameters with a simplied model would ertainly ause
a false illusion of auray [245℄. This results from the fat that one tries to desribe a
omplex system using models inluding oarse approximations (single phonon frequeny,
detailed balane, eld dependene apture probability, et). The parameters should be
regarded as eetive parameters rather than mirosopi parameters, and the t may not
be unique.
Nevertheless, some interesting qualitative features an be investigated onerning the
trap harging model, as well as their energeti and spatial distribution. In the following
study, the devie analysed in Figure 3-9(f) has been used as a referene, maintaining the
total trap onentration onstant to ahieve a similar impat on the devie eletrostatis.
Figure 3-22  Colour plots showing the simulated gate apaitane vs. the applied voltage and the
small-signal frequeny for three dierent mean positions of the spatial trap distribution, from 1 Åto
10 Å. Deeper traps have longer time onstants ausing the ommuniation with the Si ondution and
valene bands of the gate and hannel to derease.
In Figure 3-22, the depth of defets in the oxide layer is progressively inreased from
1Å to 10Å. Traps loated in the middle of the oxide have a lower frequeny response and
thus very low frequenies are needed to haraterize them. As it will be illustrated in
the following setion, deep defets an be haraterized with SILC measurements, as they
ommuniate with both the substrate (high arrier apture probability) and gate reservoirs
(high arrier emission probability) [70℄. Figure 3-23 shows the impat of the position in
energy of the trap distribution. As the distribution approahes the Si ondution band edge,
the trap frequeny response in inversion and on CGC inreases (a). With a distribution
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Figure 3-23  Gate apaitane as a funtion of the applied gate voltage and the small signal frequeny,
varying the energy position of the defet onentration peak of the spatial Gaussian distribution. In
this ase the variane in energy has been redued to 0.2eV to evidene the eet.
peaking at the Si valene band edge, the response is larger on CGB, while it dereases on
CGC (). Other parameter variations an be found on [239℄ and in Annex D.
3.4 Trap-Assisted-Tunneling analysis
As indiated in the previous Setion, CGV methods fail to san defets plaed deep into
the oxide. Trap-assisted-tunneling methods permit to have a better estimation of these
traps. Steady-state TAT simulations and measurements have been performed on thin-oxide
devies (TOX = 28Å) with the purpose of investigating the defet onentration in the
dieletri and assessing the extration eay of this tehnique for defet haraterization.
3.4.1 Response of deep defets
The metri used for evaluating the portion of dieletri region ontributing to TAT is given
by:
pTAT (x, ET ) =
∫
V
JSSTAT (x, ET , V )
NT (x, ET )
dV, (3.34)
where the net urrent density JSSTAT (x, ET , V ) is alulated as in Eq. 3.18, taking into
aount both e− and h+ tunneling and all the C/E uxes from the two interfaes. The
region probed with TAT analysis results from onsidering all the bias voltages in the sweep
and normalizing with respet to the trap distribution.
In the analysis of pTAT (x, ET ), two quantities appear relevant: the spatial and ener-
geti position of the probed region and the magnitude of the urrent. Both are strongly
varying with the bias ondition. Figure 3-24(a) shows the normalized probed region for
the 28Å struture for a omplete gate voltage sweep from -2V to 4.5V, while in (b) the
maximum urrent peak is shown as a funtion of the bias voltage. In (a), the bright regions
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Figure 3-24  (a) Band diagram of the oxide layer for a devie having TOX = 28Å, where the regions
ontributing to TAT during a omplete gate voltage sweep from -2V to 4.5V are illustrated in olor
and as a funtion of energy and trap position. The Si/SiO2 interfae is loated at depth x=0nm
and the valene band edge of Si is at 0eV. Bright regions orrespond to the parts of the oxide mostly
ontributing to TAT. The probed region orresponding to the urrent from the substrate to the gate
is shown and, for inreasing V , it moves to higher energy levels and towards the gate due to band
bending. The region ontributing to the urrent from the gate to the substrate is also illustrated for
negative bias voltages. More energeti traps plaed loser to the substrate interfae are sanned in
aumulation and depletion. (b) Normalization fator of the JSSTAT urrent vs. bias voltage showing
a pronouned inrease of the weight of highly energeti defets. () Cut along the trap depth at
ET = 1.5eV showing the exponential redution of the ontribution far away from the enter of the
oxide due to the exponential wave funtion overlapping derease. (d) Cut along the energy axis of (a)
in proximity of the middle of the oxide; dashed lines indiate the region probed for positive V , solid
lines the one for negative biases, indiating the dominant inuene of highly energeti traps on the
probe urrent.
where defets are partiipating to TAT are loalized at a signiant distane from the di-
eletri/substrate interfae, almost in the middle of the oxide. Indeed, for positive voltage
biases, defets have both large e− apture rates from the substrate, and e− emission rates
towards the gate. When onsidering the individual ontributions for eah V , it is lear that
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the region moves toward high energy levels, as a result of band bending and of the potential
distribution in the dieletri. Two uts in the dieletri depth (Figure 3-24()) and energy
(Figure 3-24(d)) permit to learly identify the exponential wavefuntion penetration in the
oxide layer and the exponential dependene in the oxide gap, respetively. Additionally
the magnitude/weight of the ontribution also inreases due to the higher probability of
C/E at higher voltages. This quantity is shown in Figure 3-24(b) and an be used to
evaluate the weight of the urrent in a spei voltage ondition. Similar onsiderations
apply to the probed region alulated for a voltage sweep towards aumulation. In suh
a ase, tunneling from the gate to the substrate dominates and a symmetrial region an
be observed near the substrate. Although high V onditions permit to probe traps plaed
at higher energies in the dieletri layer, in suh regimes the TAT ontribution is masked
by the diret tunneling omponent and thus trap ontribution annot be assessed from
measurements.
Figure 3-25  Dependene of the TAT probed region with the Huang-Rhys fator, plotted as a funtion
of trap depth and energy and for a voltage range from 0.1V to 4.6V for three values of S. The Si/SiO2
interfae is loated at depth x=0nm and the valene band edge of Si is at 0eV.
Sine TAT events are strongly dependent on the value of the transition rates, the trap
model parameters play a major role in the urrent estimation and thus on the extension
of the probed region. Figure 3-25 illustrates the dependene of the region on the Huang-
Rhys fator. For inreasing values of S, the extension of the probed region is redued and
its maximum tends to remain loalized in the middle of the oxide layer. The extension
in depth is also orrelated with the transition of the trap quasi Fermi level [75℄ from the
equilibrium value in the gate to the one in the substrate (Figure 3-26(b)).
Similar onsiderations apply to the dependene of the probed region on the ritial eld
FC , as presented in Figure 3-27. Small values of FC determine an exponential inrease in
high eld onditions. For higher values, the exponential dependene of TAT on V is
strongly redued.
Finally, the probed region that is aessible using TAT has been alulated for dierent
devie temperatures (Figure 3-28). At high temperatures the peak is loalized lose to the
substrate sine the phonon-assisted transition is favourable. For dereasing temperatures,
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Figure 3-26  (a) Inreasing maximum peak of the probed region vs. applied voltage for inreasing S.
Higher values of S result in a more loalized probed region. (b) Quasi Fermi level alulated in the
oxide depth for dierent values of S and at V = 1.4V . The loalization of the probed region in depth
orresponds to the areas of the oxide where the arrier is not in equilibrium either with the substrate or
the gate (EF 6= EFSi and EF 6= EFPoly). The inrease of the width of the transition in EF for lower
values of S, orresponds to an inrease of width of the probed region.
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Figure 3-27  Dependene of the peak of the TAT
probed region with V and FC . The weight of
the TAT ontribution exponentially inreases for in-
reasing FC . The probed region position in spae
and energy is not onsiderably modied by this pa-
rameter.
the C/E rates exponentially derease and the maximum region ontributing to the urrent
moves to higher voltages.
3.4.2 Extration of oxide defet onentrations
In Setion 3.3 a distribution of interfae and border defets reated after eletrial stress
has been extrated from CV harateristis and attributed to Pb enter defets, given the
amphoteri nature of the streth-out. In this Setion, the extration methodology is applied
to TAT, relying on the depth and energy behavior of the probed regions. This permits
to estimate the distribution of E ′ defets plaed at higher energy levels and deeper in the
oxide.
In a rst step, the diret tunneling urrent of the fresh devie is extrated having ob-
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Figure 3-28  (a-b) Dependene of the TAT probed region with devie temperature T , plotted as a
funtion of trap depth and energy and for a voltage range from 0.1V to 4.6V. The Si/SiO2 interfae
is loated at depth x=0nm and the valene band edge of Si is at 0eV. () Inrease of the TAT urrent
vs. temperature from 100K to 400K.
tained the orret devie eletrostatis from fresh AC harateristis. The parameters of the
tunneling model, e.g. arrier masses in the oxide, extension of the interfae layers [223,228℄
and band-osets, an be extrated. Subsequently, a Gaussian trap distribution plaed in
proximity of the Si ondution band and following Figure 3-8 is dened, extending deeper
in the oxide layer and presenting a larger spatial variane than amphoteri defets. This
distribution an be assoiated to E ′ defets loalized at 7 Å from the interfae and exhibit-
ing a donor nature. Good alignment has been found on the spatial proles extrated from
CP measurements and showing two Gaussian distributions for Pb and E
′
defet distribu-
tions at the border interfae [246℄. For these defets, the model parameters of E ′ defets
are extrated from literature (S = 1.5 and FC=3MV/m [184,247℄).
Figure 3-29  (a) Gate urrent density as a funtion of applied gate bias on devie with TOX = 28Å,
after fabriation and after two stress onditions at onstant voltage bias of 4.2V for 10s and 100s.
Measurement results are indiated with symbols. (b) In weak inversion, the diret tunneling omponent
and the TAT urrent ould be learly distinguished while for V > 3.1 diret tunneling dominates.
Figure 3-29(a) presents the measured and simulated gate urrent for the fresh devie and
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after two dierent stress durations (10s - NT = 0.1 ·1012cm−2; 100s - NT = 0.32 ·1012cm−2).
The total trap onentration and the spatial and energeti prole are extrated from the
most stressed ondition. The same extrated prole is also applied for shorter stresses
reduing the total onentration. The omponents of the urrent are shown in (b), where
the diret tunneling urrent oinides with the leakage in the fresh devie in whih TAT
is negligible. After degradation, a TAT omponent appears in low voltage onditions. For
higher voltages the diret omponent masks the TAT ontribution, and thus its value annot
be determined for V > 3.1V . Consequently, the trap onentration in the probed region
orresponding to this range of voltages remains unertain, only using TAT haraterization.
However, eventual defets in this region would ontribute to TAT with the weight reported
in Figure 3-29(b), generating an exponential inrease of the TAT omponent overoming
the diret tunneling omponent. Measurement results seem to disqualify this hypothesis,
sine the TAT omponent is observed to derease at intermediate voltages for higher stress
onditions. This tends to indiate that the high energy region is not populated by traps.
Seond-order eets related to the inuene of defets on the diret tunneling urrent have
also been notied but appear negligible with respet to the exponential inrease of the
TAT urrent for inreasing V . It has also been determined that for longer stresses, soft
breakdown ours and perolation strongly inreases the TAT urrent. In suh a ase, a
dierent approah is required to model TAT [248,249℄.
3.5 Transient analysis
Having disussed harge trapping phenomena in DC and AC onditions with TAT and AC
analysis, a third trap haraterization method based on MFCP transient measurements
has been analysed. Transient simulations require analyzing the validity of Eq. 3.4 for trap
equilibrium approximation (Subsetion 3.5.1). Out-of-equilibrium onditions and transient
eets in MFCP harateristis have been investigated in Subsetion 3.5.2. This setion
also deals with the dependenies of the CP urrent and of the extension of the probed region
on CP pulse parameters. Subsetion 3.5.4 overs other transient eets related to the C/E
dynamis of oxide traps and details their role in hysteresis loops on AC harateristis.
Finally, reovery dynamis of stressed devies after various degradation onditions are also
ompared in Subsetion 3.5.5.
3.5.1 Equilibrium onditions and trapping dynamis
In the previous setions, the DC operating point has been alulated in equilibrium quasi-
stati onditions, negleting all the large-signal transient eets. Consequently, for eah
simulated voltage, all the border traps have been assumed in equilibrium with the gate or
the hannel, while in measurements this is not always the ase. Indeed, it has been shown
that deeper oxide traps have C/E time onstants muh higher than the measurement time
between two voltages [218℄. Consequently, it is important to disuss the validity of this
approximation in detail.
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Let us onsider a ross-setion plane in the dieletri at a given oxide depth x. During a
transient pulse, we an assume that eah individual trap at depth x exhanges arriers only
with the hannel and the gate. In the present 1D model, transverse diretions (y, z) are
not expliitly aounted for. The large number and variety of defets that an be present
in the ross setion plane at x have been assoiated to an energy distribution. Moreover
arrier exhange by trap to trap tunneling have been negleted. The rate equation needs
to be solved for eah energeti level, alulating the quasi Fermi level EF in the oxide
stak for all the possible trap energies ET . The general approah of Eq. 3.1 is required to
aurately take into aount the out-of-equilibrium onditions of the system.
It should be pointed out that the attribution of a quasi-Fermi level to a single defet
has been only performed in the view of better illustrating the equilibrium steady state
ondition. Indeed, in the previous setion, the DC operating point for the AC analysis has
been alulated in quasi-stati onditions, negleting all the large-signal transient eets.
After a suiently long time, the defets establish a ommon equilibrium ondition with
the substrate/gate and their quasi Fermi levels equal the one in the arrier reservoirs.
Under this equilibrium ondition, an uniform quasi-Fermi level is eventually established
for all the defets loated on an entire devie ross-setion x. In pratie, sine EF (x) is
the same for the totality of defets at depth x, the rate equations desribing the dynamis
of the dierent traps an be summed term-to-term and a single rate equation ontrolling
the trapping dynamis is obtained.
Eq. 3.4 diers from Eq. 3.1 as it inludes the integration over trap energy ET . In the
following, this approah will be referred to as quasi-equilibrium (QE) approximation. In
suh an approah, non-equilibrium eets on fT are negleted. As pointed out in this
setion, the QE approximation an lead to unphysial interpretations when large signals
are applied. Moreover, sine the approximation still remain appliable to small-signal AC
analysis and this solution is sensibly more eient ompared to the general approah, it
is important to disuss the range of validity of this solution and its onsequenes on the
misleading interpretations of transient results.
3.5.2 Multi frequeny harge pumping
(i) Calibration methodology
MFCP and AC results have been analysed to investigate the importane of transient out-
of-equilibrium eets on CP harateristis and the relevane of the methodology applied
for the extration of trap onentration proles.
In a rst step, AC harateristis, measured on eletrially stressed multingered
NMOS devies integrated in a 65nm tehnology, have been ompared to simulations results,
by solving Eq. 3.4 in DC equilibrium onditions. The extrated spatial/energeti defet
prole follows a bivariate Gaussian distribution, whose validity has been disussed in [75℄
and in the previous setion.
In a seond step, for the same stress onditions, harge pumping measurements have
been performed applying periodi pulses on the gate of the CMOS devie. Figure 3-30(a)
119
Chapter 3. Charge trapping eets in CMOS tehnologies
Figure 3-30  (a) Pulse applied for harge pump-
ing analysis. Both the amplitudes Vlow/Vhigh of
the pulse, the voltage swing Vsw and the fre-
queny have been varied. (b) Simulated ur-
rent density generated by the apture emission
of holes from the Si valene band of the sub-
strate. The same alulation an be performed
for the C/E ows of eletrons on the ondu-
tion band of the substrate in (). Insets indiate
the absolute value of the urrents in logarithmi
sale during the transition phases; solid red: h+
emission, solid blue: e+ apture, dashed red: h+
apture, dashed blue: e+ emission.
shows a single simulated CP pulse applied to the devie. The analysis has been performed
varying the low base voltage bias Vlow from -2V to 0.5V, while the amplitude of the applied
pulse, i.e. the swing voltage Vsw = Vhigh − Vlow, ranges from 0.8V to 2.5V. The signal
frequeny ν is varied from 1kHz to 1MHz. Three square pulses have been simulated to
avoid the presene of undesired transient eets originated from the initial equilibrium
ondition.
The transient trapping urrents are shown in Figure 3-30(b-) and an be expressed by
the net e−/h+ uxes:
JTV B(t) =
∫
x
∫
ET
[Φ˜C(x, ET , t)− Φ˜E(x, ET , t)]dETdx
JTCB(t) =
∫
x
∫
ET
[ΦC(x, ET , t)− ΦE(x, ET , t)]dETdx, (3.35)
Figure 3-30(b) shows that for the CP pulses where the MOS operates both in aumu-
lation and inversion (Vsw=2.5V, Vlow = −0.4V ), the Vhigh → Vlow transition generates a
hole apture urrent (dashed red urve), whih exponentially dereases when the voltage
is maintained at Vlow. Eletron emission an also be notied in this phase. On the other
hand, during the Vlow → Vhigh transition shown in the inset of Figure 3-30(), eletron ap-
ture (solid blue) dominates in weak/strong inversion, while hole emission ours when the
devie is in depletion. The urrent ontributions during the transitions must be arefully
taken into aount due to their important role in the estimation of the CP urrent.
The total harge pumping urrent Jcp, depited in Figure 3-31(b) as a funtion of Vlow,
has been alulated integrating the net transient urrents JTV B(t) and JTCB(t) over an
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entire square pulse:
Jcp =
∫
T ′
JTV B(t)dt = −
∫
T
JTCB (t)dt. (3.36)
where T ′ orresponds to a full period of the CP pulse T ′ = 1/ν.
Figure 3-31(a) indiates the AC harateristis of the MOS devie for various small-
signal frequenies from 1kHz to 1Mhz. In (b), MFCP measurements and simulations
performed using the same distribution extrated from AC harateristis following the
methodology adopted in [75℄ are reported. For eah Vlow in Figure 3-31(b), a full transient
simulation has been performed with the general transient model of Eq. 3.1 and the CP ur-
rent has been alulated. Good orrelation with transient results for dierent frequenies,
and literature has been found [250℄.
Figure 3-31  (a) Gate-hannel (in
blue) and bulk (in red) apaitanes as
a funtion of the bias voltage for dif-
ferent small-signal frequenies and af-
ter a positive onstant voltage stress of
1000s at 5.5V. Symbols indiate mea-
surement results, while simulations are
shown in a solid line. Both the thresh-
old voltage shift and the parasiti a-
paitive omponent of the traps are
aurately reprodued for a frequeny
range from 1kHz to 1MHz [75℄. (b)
Charge pumping urrent vs. Vlow volt-
age for dierent CP pulse frequenies.
The same spatial/energeti trap distri-
bution prole has been adopted to re-
produe all the results.
3.5.3 On the validity of QE approximation
Figure 3-32 shows the alulated EF and fT as a funtion of energy and position in the
dieletri for two timesteps of a CP simulation. At the beginning of the pulse (plots
(a-b)), the trap distribution is in equilibrium with one of the reservoirs (DC onditions;
V = Vlow =-1.2V), following the quasi Fermi level in proximity of the Si/SiO2 interfae
regions. In the middle of the oxide, when taking into aount the gate apture/emission
ontributions, dierent equilibrium onditions dependent on the energeti positions of the
defets are reated, and as a onsequene both EF and fT vary with energy. If one onsiders
the QE approximation (Figure 3-32()), a similar equilibrium ondition on fT is found in
proximity of the two interfaes, e.g. within 1nmdepth, but dierenes are found in the
transition region, i.e. for a depth between 1nm and 3nm.
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On the rising edge of the voltage pulse, defets in proximity of ESiC are progressively lled
by e−, while traps near ESiV are emptied of holes. The equilibrium front propagates from
the two Si band edges as harge exhange driven by the apture/emission time onstants
ontinues [218℄. When dereasing the applied voltage, e− are emitted towards the Si
ondution band and traps at the midgap apture h+ from the valene band.
After an entire CP pulse, deep defets do not reah equilibrium (Figure 3-32(d)) and
remain lled of e− following a spatial and energeti fT distribution (Figure 3-32(e)). If
one hooses to apply the QE approximation to transient simulations, the apture/emission
fronts only propagate along the diretion of oxide depth while the propagation along the
diretion of the energy level is not present. As a onsequene, the harge distribution in
out-of-equilibrium onditions after a CP pulse is uniform in energy and forms a peak at a
given depth.
Figure 3-32  Calulated quasi-Fermi level (a,d) and trap oupation (b,e) distributions in energy and
oxide depth for dierent bias onditions during a CP pulse using the transient model of Eq. 3.1. The
Si/SiO2 interfae is plaed at position x = 0 with the substrate ondution and valene band edges at
0eV and 1.2eV. Initial DC equilibrium onditions at Vlow = −1.2V are shown in (a) and (b). Transient
onditions after two CP yles are represented in (d) and (e). Drastial dierenes are notied when
the QE approximation is onsidered. In transient onditions, only the dependene of C/E rates in
depth is onsidered (plots (,f)), ausing border/oxide defets to remain lled almost independently
from their energeti level.
Figure 3-33 shows the dierenes on the maximum CP urrent obtained with the QE
approximation, illustrating the eets of negleting the energy dependene of the trapping
time onstants during the extration and onrming its importane in a general transient
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analysis. In the following, the general transient approah is used without onsidering the
QE approximation.
Figure 3-33  Measured (symbols) and
simulated (lines) harge pumping ur-
rent as a funtion of Vlow. Simulation
results for the same trap distribution
but shifted 1nm away from the Si/SiO2
are also shown in dot-dashed line.
(i) Pumped and probed CP regions
Two representative metris are used to assess the limitations of the MFCP tehnique in
the extration of the defets distribution, namely the pumped and eetively probed oxide
regions. The pumped region represents the spatial and energeti portion of the oxide where
traps are exhanging arriers with the substrate during a single CP pulse. This quantity
has been alulated using an analytial approah similar to the one adopted in [198, 199℄
from the maximum eletron oupations and maximum hole oupations, using:
gCP (x, ET ) = (1− fT (x, ET , tA))fT (x, ET , tB), (3.37)
where tA and tB represent the timestep whih our after the low level voltage plateau
(orresponding to the maximum apture of h+), and after the high level voltage plateau
(orresponding to the maximum apture of e−), respetively.
Figure 3-34 shows the pumped zone for dierent Vlow voltages and for a 1kHz CP signal,
and indiates the regions exhanging arriers with the substrate during the voltage pulse.
Charge exhange is higher (bright olor) in proximity of both the substrate ondution and
valene band edges loated at 0eV and 1.2eV at position x=0. Additionally, midgap traps
are able to apture eletrons and emit holes ontributing as well to the pumped region.
The probed region oers a better estimation of the degraded oxide regions ontributing
to arrier reombination and to the harge pumping urrent alulated with Eq. 3.36. This
quantity an be interpreted as the impulse response of the CP urrent due to a single trap
plaed at (x, ET ) and is determined as:
pCP (x, ET ) =
∫
T ′
(Φ˜C(x, ET , t)− Φ˜E(x, ET , t))dt
NT (x, ET )
, (3.38)
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Figure 3-34  Pumped region alulated using Eq. 3.37 for various Vlow voltages and using a 1kHz
pulse. The Si/SiO2 interfae is plaed at position x=0 while the Si ondution and valene bands
are respetively at 0eV and 1.2eV. The bright regions at the interfae and near ESiC and E
Si
V are able
to ommuniate with the substrate during the CP pulse. The value has been normalized between 0,
orresponding to no arrier exhange, and 1, indiating maximum apture/emission.
Figure 3-35 shows the alulated pCP (x, ET ) for a signal frequeny of 1kHz and for
dierent Vlow onditions. Only midgap defets plaed at the Si/SiO2 interfae are probed,
as arrier reombination ours in these energeti positions at the Si/SiO2 interfae with
the substrate. This is observed on Figure 3-35 by the presene of a bright area at midgap
representing the probed region vs. energy and oxide depth. Defets plaed near the
ondution and valene bands have too high apture/emission rates to ontribute to the
harge pumping urrent: eletrons in the ondution band aptured into the defets during
the rising edge are immediately emitted towards the same band during the falling edge,
and thus do not ontribute to the CP urrent. Deeper defets have large time onstants
and are not probed, as they are not able to exhange arriers with the hannel at the
onsidered pulse frequeny. Dierent Vlow voltage onditions are shown and indiate that
only spei midgap regions and at the Si/SiO2 interfae an be probed. Figure 3-33
shows CP simulations for the same defet distribution prole but shifted 1.2nm away from
the interfae. Dierent Vlow voltage onditions are shown and indiate that only spei
midgap regions and at the Si/SiO2 interfae an be probed.
Comparing the pumped region gCP and the probed region pCP in Figures 3-34 and 3-35
respetively, one evidenes that the pumped zone inludes the probed region. Indeed, gCP
inludes two parasiti wings near ESiC and E
Si
V , orresponding to the regions where both
apture and emission of eletrons or holes our, whih should not be taken into aount
in the determination of the probed region and Jcp urrent alulation.
Major disrepanies are observed on the pumped region when the QE approximation is
introdued (Figure 3-36): the energy dependene of the pumped region on the trap energy
is redued and thus a large portion of the energy gap is pumped. However, in this ase,
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Figure 3-35  Probed CP region vs. trap energy and position in the oxide layer, alulated with
Eq. 3.38 at ν = 1kHz, Vsw = 2.5V and T = 300K. The urrent peak in Figure 3-33 orresponds to
the ondition where the probed region is maximum in extension and the operating regime varies from
aumulation to inversion as in (b). The Si/SiO2 interfae is plaed at position x = 0 while the Si
ondution and valene bands are at 0eV and 1.2eV, respetively.
the probed regions annot be derived from the uxes ontributions using Eq. 3-34, sine
this would ondut to an inorret interpretation, onluding that uxes near ESiC and E
Si
V
dominate over the uxes at midgap [240℄.
Figure 3-36  Pumped CP region vs. trap depth and energy, alulated using Eq. 3.37 for dierent
Vlow onditions and using the QE approximation (ν = 1kHz, Vsw = 2.5V and T = 300K). The
referene energy is the Si valene band, while the Si/SiO2 is at depth x=0nm. A trapezoidal region is
found in (b), whih relates to the Vlow ondition where the peak in Jcp is maximum. This result is in
aordane with alulations performed in [198℄. The extension of the region in energy is larger due to
the fat that traps are in equilibrium with the substrate. The extension in depth remains omparable
to the results shown in Figure 3-35.
The extension of pCP in oxide depth and energy strongly varies with the pulse harater-
istis (swing, frequeny, low-base bias, ...). For this reason, MFCP tehniques are adopted
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Figure 3-37  Probed CP region vs. trap depth and energy, alulated using CP pulses with Vlow =
−1.4V and dierent frequenies. Deeper defets having redued time onstants are sanned using
low-frequeny pulses.
to san partiular regions of the oxide layer by omparing the measured CP urrents in
response to diverse pulse onditions. Figure 3-37 illustrates the simulated pCP for three
frequenies (1kHz, 10kHz, 1MHz) at T = 300K and Vsw = 2.5V . The maximum probed
regions ahievable are illustrated at Vlow orresponding to the maximum CP urrent. The
trap onentration in spei areas of the oxide (in energy and depth) an be extrated by
omparing the urrent ontribution of the additional probed regions sanned with lower
frequenies signals. Similar onsiderations an be applied onsidering the variation of JCP
with Vsw, shown in Figure 3-38 from Vsw = 1V to 2.5V. 1nm-deep defets at the midgap
an be probed at approximately ν =1kHz and using Vsw = 2.5V , while the defets loser
to the Si band edges require muh lower frequenies.
Figure 3-38  Vsw dependene of the probed region at ν = 10kHz, Vlow = −1.2V and T = 300K.
The referene energy is the Si valene band, while the Si/SiO2 is at depth x=0nm. Higher Vsw permits
to san deeper in the oxide depth and at energies loser to the Si band edges.
Temperature also plays an important role in multiphonon-assisted transitions. Fig-
ure 3-39 shows the variation of the probed region extension at (a) T=200K and (b) T=400K,
indiating the inrease of the probed region extension when temperature is raised. The
rise/fall times and the duty yle of the pulse have been found to play a minor role on the
CP urrent and on the simulated probed region.
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Figure 3-39  Temperature depen-
dene of the probed CP region at
ν = 1MHz, Vlow = −1.2V and
Vsw = 2.5V . The referene energy
is the Si valene band, while the
Si/SiO2 is at depth x=0nm. Higher
temperatures san deeper in the ox-
ide depth.
Figure 3-40  Charge pumping urrent
as a funtion of the low level Vlow volt-
age and for dierent pulse swings Vsw.
Measurement results at ν=10kHz in (a)
are in qualitative agreement with simu-
lations in (b) and with literature [194,
250252℄.
Figure 3-40 shows the dependene of the harge pumping urrent with Vsw for a 10kHz
CP signal frequeny. The harge pumping urrent is plotted as a funtion of Vlow and for
dierent voltage swings Vsw: inreasing the magnitude of the swing allows to san deeper
traps and the peak inreases sine arrier apture inreases. A reasonable agreement has
been obtained using the same defet distribution than in Figure 3-31.
The rise/fall times and the duty yle of the pulse have been found to play a role on
the maximum CP urrent and on the simulated probed region.
Finally, Figure 3-41 presents harge pumping urrent results of amplitude-sweep sim-
ulations whih have been performed varying the swing amplitude by keeping the same
Vlow voltage (harging mode in (a)) and or by keeping the same Vhigh voltage (disharging
model (b)). These extration tehniques are usually adopted to measure the magnitude
of the trapped harge and to extrat the energy dependene of trap distribution proles.
In (a), for low swing voltages the urrent remains low as the devie always operate in a-
umulation/depletion and does not enter in inversion. When this latter regime is reahed,
eletrons an reombine with holes at the trap sites and the urrent inreases. In (b), the
Vhigh voltage level of the pulse is higher than Vth and only for very low Vlow voltages a
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reombination urrent emerges.
Figure 3-41  (a) Simulated harge pumping urrent vs. Vsw voltage during a harging amplitude-
sweep CP tehnique for dierent Vlow voltages. (b) Simulated harge pumping urrent vs. Vlow for a
disharging amplitude-sweep CP for Vhigh voltages.
3.5.4 Hysteresis eets
Hysteresis loops an be notied on measured AC harateristis in both weak inversion
and aumulation; the interpretation oered by the model indiates that they are due to
the long time onstants of border and oxide traps whih get lled during the DC voltage
sweep. Figure 3-42(a) shows the measured CGG apaitane after 1000s of onstant voltage
stress, where AC measurements have been performed ramping up and down the applied
voltage. As an be seen, an hysteresis loop of magnitude ∆h, is formed in weak inversion
and aumulation. The full pulse applied by the AC analyzer and simulated with the model
is shown in Figure 3-42(b). During the voltage ramp-up, deep traps having time onstants
of the order of tens of seonds/minutes (the time elapsed during the ramp up) progressively
get lled and the eletrostatis of the system hanges with a positive inreasing streth-out.
During ramp-down, the system is in a dierent ondition with respet to the ramp-up as
deep traps are lled and require a given amount of time to emit arriers. Consequently, the
dynami of harge trapping is slightly altered, ausing the hysteresis loop. The magnitude
of the latter is found to be slightly dependent on the frequeny of the small signal pulse,
as an be notied on Figure 3-42(). It should be pointed out that the hysteresis loops
in Figure 3-42(a) ross eah other in depletion, revealing eletron lling in inversion (Vth
inrease) and hole apture in aumulation (Vfb derease).
The eet an be seen with a full transient simulation using the multiphonon model
and onsidering the pulse in Figure 3-42(b). A low frequeny large signal sawtooth pulse
is applied and when reahing a given voltage, a small signal sinusoidal pulse permits the
determination of the transient urrents and admittanes of the system alulated as in
Setion 3.2. This operation is performed on both the ramping up and ramping down of the
large signal pulse, for a limited set of DC voltages and frequenies. The simulated apai-
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tanes shown in Figure 3-42(d) indiate that the hysteresis loops on the CGC apaitane
is in qualitative agreement with measurements in Figure 3-42().
This phenomenon further onrms the presene of a wide spread distribution of C/E
rates for deeper traps in energy and depth, in aordane with multiphonon model results
and reent TDDS measurements of the trap time onstants [184, 201℄. Additionally, the
streth-out shown for all the previously shown CGV urves is aeted by the total mea-
surement time and thus the history of the system ompliates the aurate determination
of the threshold voltage shift.
The magnitude of the hysteresis loops strongly depends on the total rise time of the
DC pulse (not shown here): with a more rapid inrease of DC voltage, deeper traps have
less time available to stabilize and hysteresis dereases.
Figure 3-42  (a) Gate apaitane measurements performed after 1000s PCVS, ramping-up and
subsequently ramping down the large signal voltage for two frequenies. (b) Applied voltage vs. time
for the simulation and the analysis of hysteresis eets. A slowly varying DC voltages is applied to the
devie, while an AC small signal pulse (inset) is used to alulate the AC response of the devie from
the trap displaement urrents. The AC small signal pulse is onsidered on both the rise and the fall of
the DC voltage and is performed only for a limited number of DC voltages. () Detail of the hysteresis
loops on CGC apaitane measured in the frequeny range 10kHz-1MHz. The width of the hysteresis
loops ∆h inreases due to the fat that at lower frequenies the total measurement time inreases and
more time is let to deep traps to apture/emit arriers, inreasing the magnitude of the phenomenon.
(d) Simulated hysteresis loops in the hannel apaitane CGC for dierent frequenies. The arrows
indiate the versus of the applied DC voltage.
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3.5.5 Trap reovery
Trap reovery dynamis for NFET and PFET devies have been haraterized using two
approahes. In the stati approah, the NMOS devie with TOX = 50Å is stressed for
1000s foring a onstant urrent I = 10−8A aross the oxide stak; the AC harater-
istis reported in Figure 3-43 are measured immediately after stress, after 6 hours and
after 18 days to monitor the annealing time onstants of defets. After short time peri-
ods, only the reovery of E ′ defets ours ausing partial streth-out reovery in both
aumulation and inversion; the width of the hysteresis loops dereases but the parasiti
trap apaitane remains unhanged. On the other hand, only a partial reovery of Pb
enters ours after days/months, ausing a derease of both the AC trap response and
of the streth-out. The urves have been measured again after 59 days and no further Pb
enter reovery was present. In other words, two typologies of defets presenting strongly
dierent reovery time onstants are present in the oxide layer: Pb enter defets with long
reovery times, E ′ traps reover in shorter periods. This further indiates the bivalent
permanent and reoverable nature of trap reovery of NBTI and PBTI [184℄. As evidened
in literature [75, 253℄, Pb enters an be healed annealing the devie at high temperatures.
Similar harateristis after negative stress at I = −10−8A, indiate a stronger streth-out
reovery in aumulation.
Figure 3-43  Reovery of traps visible on the CGC and CGB apaitanes vs. applied voltage for the
NMOS devie. The apaitanes are measured for frequenies ranging from 1MHz and 50kHz using a
sawtooth pulse for the DC voltage to show the reovery of hysteresis eets after defet onentration
redution. Dashed red urves are measured immediately after 1000s of positive CCS at I = 10−9A.
The devie is then measured again after a relaxation time of 6 hours (magenta solid urves). The
streth-out of the urve is redued and the magnitude of the hysteresis loop slightly dereases, while
the frequeny peaks remain unhanged. Results after a relaxation time of 18 days is also shown. In
this ase, in addition to the previously mentioned eets, the magnitude of the frequeny bump also
dereases.
To further highlight the relatively rapid redution of the eets of E ′ defets with
respet to Pb enters, a ontinuous measurement of the AC harateristis at 50kHz has
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been performed on the same devies after stressing them with positive onstant urrent
stress. Eah measurement inludes a full DC voltage ramp-up and ramp-down from -3V to
3V and lasts approximately 1 minute. In the NFET harateristis showed in Figure 3-44
after stress, and after 1, 61 and 121 measurement yles, trap reovery is indiated by a
redution of the streth-out. The amplitude of the hysteresis loops is also progressively
redued. The magnitude of both the ondutane and apaitane peaks orresponding to
the frequeny response are not dereasing, indiating that Pb enters originating them are
not relaxing in this time frame. A similar behavior has been found after negative stress.
Figure 3-44  Total gate apaitane CGG (a) and ondutane GGG () harateristis measured
in a ontinuous way after the appliation of 1000s of positive CCS at I = 10−8A on devie having
TOX = 50Å oxide thikness. The inset of subplot (a) shows the DC voltage vs. time applied during
the measurement. The harateristis after 1, 61 and 121 yles illustrate the eets of trap reovery
on both the AC harateristis: a zoom in weak inversion is provided in (b) and (d) and learly indiate
the eet of E′ reovery on the threshold voltage of the devie. Hysteresis loops an be also identied.
The variation of ritial eletrial parameters has been monitored for both NFET and
PFET devies under dierent onditions of stress. In partiular Figure 3-45 presents the
defet redution after positive onstant urrent stress on an NMOS devie. Both the
threshold voltage Vth in (a), the atband voltage Vfb in (b) and the magnitude of the
hysteresis loop ∆h () are shown. For positive stress, the biggest variation is found on
Vth, while Vfb is subjet to higher reovery after negative stress. Similar tendenies are
evidened for PFET devies.
Figure 3-46 illustrates how similar reovery phenomena are visible on the eletrial
parameters of PFET devies after negative onstant urrent stress onditions. Both the
at band voltage Vfb (a), the threshold voltage Vth (b) and the magnitude of hysteresis ()
are reovered.
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Figure 3-45  Quantitative variation of eletrial parameters as a funtion of the number of AC mea-
surement yles (PBTI stress onditions). Eah yle is performed in about 1 minute. As time
progresses, the threshold voltage Vth in (a) and the atband voltage in (b), taken in Figure 3-44 when
CGG = 0.4V µF/cm
2
, are respetively dereasing and inreasing, globally indiating a redution of the
streth-out eet. The threshold voltage Vth, whih undergoes a stronger variation during stress, is re-
laxing more rapidly. In () the derease of the hysteresis loop amplitude taken at CGG = 0.25V µF/cm
2
is also shown.
Figure 3-46  Same extration as in Figure 3-45 but performed on the PFET devie after negative
CCS at I = 10−9A (NBTI stress onditions). In this ase the variation seen on V th, whih strongly
dereases during stress, is larger than on Vfb.
3.6 Comparison of haraterization tehniques
The probed regions alulated with multi-frequeny AC, multi-frequeny CP and TAT
urrent analysis, and their dependene on model parameters have been presented in the
previous Setions. Figure 3-47 indiates the omplete energeti and spatial regions of the
dieletri where traps an be probed using the three tehniques. The aessible region
inludes the Si/SiO2 interfae region and the highly energeti traps in the bulk oxide. This
information and the adopted modeling methodology permit a more meaningful ompar-
ison of the three haraterization tehniques evaluating their drawbaks and advantages.
In [239℄, we review and ompare in detail the three aforementioned haraterization meth-
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ods.
Multi-frequeny CV haraterization is adopted to san interfae regions in proximity
of the Si ondution and valene bands. The main limitation of this tehnique only re-
lates to the redued extension in depth and energy of the sanned region. For dereasing
frequenies, deeper defets in energy and spae having lower C/E rates are sanned and
thus spei regions of the interfae an be probed omparing low frequeny with high
frequeny measurements. This omparison is only possible within the range of frequenies
provided by the AC analyzer. Indeed, the measurement frequeny should be low enough
to san deep defets, and suiently high to disriminate the ontributions of defets near
the Si ondution and valene band edges. For high gate biases (strong inversion), the
defets in the lose proximity of the Si ondution and valene bands respond very rapidly
and thus have ut-o frequenies too high to be distinguished from the ontribution of
deeper defets. Moreover the analysis of CV results relies in the transient trapping meh-
anisms that ould aet the AC harateristis. These have been investigated in detail
in [254℄ and an be aurately represented by hysteresis loops aused by the slow ommu-
niation and out-of-equilibrium onditions of deeper defets. Midgap defets annot be
probed due to the redued mobile arrier density in depletion. From the previous analyses,
it is also lear that deeper defets require very redued measurement frequenies to be
haraterized. The main advantages of multi frequeny CV inlude the simpliity of the
measurement tehnique, the rapid extration of the defet prole and the good auray of
the approah when relying on multiphonon-assisted apture models [75℄. Additionally, the
probed region and the trap response on the apaitanes present a good invariane with
respet to model parameters and a strong temperature dependene whih further onrms
the role that multiphonon C/E transitions have in harge trapping.
TAT urrent analysis an be adopted to probe the onentration of oxide defets in the
middle of the dieletri layer and at higher energeti levels lose to the Si ondution band
edge. Depending on the DC bias voltage, reverse extration an be applied in the domain
where the TAT urrent omponent an be eetively isolated from diret tunneling. For
inreasing voltage onditions, dierent regions of the oxide bandgap are sanned, extending
from the Si ondution band edge to the SiO2 ondution band edge. In suh a ase, band
bending plays an important role on the haraterized region as the probed zone is strongly
aeted by the dieletri band struture and stak onguration. Higher voltage onditions
also permit to probe deeper defets and reverse extration at high voltage an be used to
evaluate the presene of highly energeti traps. However, the major drawbak of reverse
extration based on TAT relates to the strong sensitivity to model parameters (mainly FC
and S in the multiphonon-assisted model). For dierent ategories of defets, (Pb, E
′
),
empirial values have been determined from ab-initio simulations or measured from single
defet studies, and an be adopted as a referene. Finally, this tehnique is very sensitive
to oxide breakdown eets and dieletri perolation. Indeed, higher oxide stresses are
responsible of the reation of perolation paths where the traps at as stepping stones in
the arrier tunneling through the dieletri.
MFCP analysis permits to extrat defets plaed at reombination sites in the gate-
substrate interfae and in the middle of the energy bandgap. The depth and the energy
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extension strongly depends on the CP pulse, and 1nm-deep defets are probed for realisti
pulse parameters. The omparison between the probed CP regions indiates that a similar
depth range an be ahieved with CV haraterization. However, using this method, a om-
plete transient simulation is needed for whih large omputational resoures are required.
Considering the importane of transient eets and harge trapping urrents, the extrated
region is strongly dependent on S and on the CP pulse onguration. For these reasons,
the extration of the trap onentration in the midgap should be initially determined by
extrapolation of CV results or quasi-stati analysis, and the results veried with CP teh-
niques. Simplied models ould also be applied to model the probed region in ompat
approahes [198℄, permitting a more rapid estimation of the total trap onentration at the
midgap.
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Figure 3-47  Band diagram of the oxide stak show-
ing the regions that an be probed using the three
investigated tehniques.
The overlapping of the probed regions is of major onern for the eay of extration.
Defets plaed in multiple probed regions alter the orresponding eletrial harateristis
and thus several extration iterations ould be required. Moreover, an extration based on
several haraterization tehniques permits to improve the level of ondene on the defet
prole. The dependene of the probed region with trap lling has not been investigated
in detail in this study but, onsidering the redued trap onentrations used, seond-order
eets on the eletrostatis alulated by the self-onsistent Poisson-Shrödinger solver are
expeted.
The extration methodology ould similarly be performed on advaned multilayered
dieletris. Figure 3-48 illustrates the alulated probed region by the TAT method for a
HighK Metal Gate stak. The substrate/IL interfae is loated at depth x=0nm and the
valene band edge of Si is at 0eV. In aggressively saled staks the penetration of the wave
funtion near the interfae auses a redution of the eletri eld and an inrease of the
trapping rates. Consequently, the dependene of the probed region on the ritial eld is
not negligible as in thiker SiO2 dieletris.
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Figure 3-48  TAT Probed region versus energy and trap depth in a HKMG oxide stak for two values
of the ritial eld. Sine the eletri eld in the struture is high, the ritial eld parameter aets
the oxide probed region. Higher values than the eletri eld in the interfae layer (IL) indiate that
the sanned region inludes both the layers, while lower ritial elds show that the TAT ontribution
is mainly due to IL traps.
3.7 Conlusion
Multiphonon models are promising approahes for the investigation of harge trapping ef-
fets in oxide layers whih have so far not been applied to CGV methods for trap extration.
A general model for the alulation of MOS impedanes and supporting multiphonon C/E
theory has been derived. It inludes TAT and diret tunneling eets aross the oxide.
This model intrinsially aounts for apaitane streth-out, trap frequeny response and
temperature dependene. Additionally, the frequeny-dependent peaks and the eets of
diret tunneling on ondutane urves have been reprodued.
The wide spread distribution of C/E times is responsible of the strong frequeny-
dependene of the apaitanes and ondutanes of stressed devies. Correlation between
the C/E onstants of the system with the AC response in frequeny and the streth-out of
the urves has been found. This result onrms the measured trap C/E onstants reently
reported in literature [182℄, where the apture rates range from nanoseonds to months or
years.
Multi-frequeny AC, multi-frequeny CP and TAT urrent haraterization tehniques
have been investigated by means of multiphonon-assisted harge trapping simulations. We
ompared: (a) the extension of the aessible regions in energy and position in CMOS
dieletri layers, (b) the methodology of defet onentration extration by reverse model-
ing and () the impat of model parameters on the harateristis (Annex D). Correlating
the three extrated proles provides an improvement in the ondene level of both the
extration methodology and the multiphonon-assisted harge trapping models.
The proposed model an be used for the analysis of the physis underlying the harge
trapping mehanism, the extration of trap onentrations from eletrial harateristis
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and to evaluate the quality of oxide layers in modern nanosale tehnologies. This model
has been used as a referene for the understanding of harge trapping mehanisms in
eletrially-stressed oxides, and in partiular for the interpretation of CHEI-indued degra-
dation in ash tunnel oxides [255, 256℄. Additionally, the semi-analytial model presented
in Chapter 4 will be based on a similar multiphonon approah for the analysis of harge
trapping eets on the DC and transient harateristis of ash devies.
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Complementary eets in ompat ash
modeling
4.1 Introdution
In Chapter 2 we analysed the eets of intraell ouplings and geometrial dimensions on
ash eletrostatis in DC and transient regimes. In this Chapter we investigate long-term
parasiti eets in a ompat design-oriented approah. In partiular in Setion 4.2, we
apply the onsiderations on harge trapping in MOS devies detailed in Chapter 3 to the
analysis of tunnel oxide degradation and ash ell endurane performanes. Furthermore,
in Setion 4.3 a ompat model has been developed to reprodue drain disturbs present in
NOR ongurations during program operation. The model has been validated on measure-
ments for a broad range of bias voltages. Cross-oupling eets are detailed in Setion 4.4,
whih also deals with the extration of the apaitanes between the oating gates of the
ells in the matrix environment by means of 3D TCAD simulations. Finally, worst ase
analysis adopted by iruit designers requires the model to be ompatible with proess
orners and statistial simulations. Therefore, statistial measurements and Monte Carlo
simulations have been performed to reprodue the Vth distribution of the states and their
eets on ell performanes.
4.2 Endurane modeling
In this Setion, a methodology to model ell aging eets on ash endurane is desribed.
Relying on the onsideration and on the rigorous 1D approah developed in Chapter 3,
a semi-analytial version of the multiphonon-assisted harge trapping model is presented.
Subsequently, the eets of degradation on ash endurane are desribed fousing on DC
and transient performanes altered by harge trapping at the Si/TOX interfae. A om-
pat semi-empirial solution is nally adopted and integrated in the NVM-SPICE model
of Chapter 2 to demonstrate its appliability to memory design. The methodology for
endurane investigation is detailed also in [255℄.
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4.2.1 Multiphonon harge trapping in a 2D approah
Using an analytial version of the multiphonon harge trapping approah similar to the
one illustrated in Chapter 3, the eets of harge trapping on ash performane have been
studied in detail. However, sine a Poisson-Shrödinger solution in 2D would be too muh
omputationally expensive, a semi-analytial approah preferred. In partiular, the energy
levels Ej of the onned arrier in the substrate are approximated with [257℄:
Ej(y) = 1
q0
·
(
~
2
2meff
) 1
3
·
(
3q0πFeff (y)(j − 1 + 34)
2
) 2
3
, (4.1)
where j = [1,∞) indiates the index of the level and Feff(y) the vertial eld at a given
position y in the hannel length alulated from the surfae potential ψS(y) as in Chapter 2.
The evanesent wave Ψox(y, z) in the oxide layer has a wavevetor kj:
kj(y, z) =
1
~
√
2q0mox(Ec(y, z)− Ej(y)), (4.2)
where Ec(y, z) is the potential barrier of the oxide at a point in the dieletri with distane
z from the substrate. The barrier is modelled assuming a onstant uniform eld in the
dieletri. The evanesent wave Ψox(y, z) is thus expressed by:
Ψox(y, z) = Ψox(y, z, 0) exp(kj(y, z)z). (4.3)
In the semiondutor, Shrödinger's equation evolves into the Airy dierential equation [257
260℄, whose solutions are the Airy funtions [261℄. Consequently, the wavefuntions in the
semiondutor an be expressed by a linear superposition of Airy funtions Ai:
ΨSi(y, z) = CAi(uAi(y, z)), (4.4)
where:
uAi(y, z) =
(
2meff
~2Feff(z)2
) 1
3
q0(Feff (z)z − Ej), (4.5)
and C is a fator obtained mathing the wave funtion (ΨSi(y, 0) = Ψox(y, 0)) at the
Si/SiO2 interfae. Having analytially determined the wavefuntion and the energy level
of the arrier, a similar multiphonon-assisted harge trapping approah of Chapter 3 an
be adopted solving the rate equation at eah position in the hannel. The trap oupany
fT (y, z), alulated from the apture/emission uxes, and the total trapped harge ρT (y, z)
are used to determine maromodel parameters applied to the MOSFET model. In parti-
ular, sine ompat approahes rely on the symmetrization of the harge in the hannel or
linearization around a point in the hannel, it has been hosen to redue all the trapped
harge in the hannel to the mid point. Consequently the total trapped harge in the oxide
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is alulated integrating:
QT =
∫
TOX
∫
L
ρT (y, z)dzdy, (4.6)
Reall Eq. 2.1 from Chapter 2. In this semi-analytial approah, the surfae potential
equation is modied taking into aount the total trapped harge at eah iteration:
(VFB − Vfb − ψS(z))2 =
(
QT
COX
)2
+ γ2ψT
(
e
−ψS (z)
ψT +
+
ψS(z)
ψT
− 1 + e−
2ψF
ψT
(
e
ψS (z)−VC(z)
ψT − ψS(z)
ψT
− 1
))
. (4.7)
A mobility redution term is also added in Matthiessen's rule to take into aount mobility
degradation due to surfae sattering at the interfae:
1
µeff
=
1
µtr
+
1
µcs
+
1
µph
+
1
µsr
(4.8)
µtr = kT
(
Q2T
(QB +QI)2
)
where kT is an empirial parameter. The progressive lling of traps as the gate voltage
inreases auses a degradation of the eletrostati through ψS and of the arrier mobility
(i.e. gate transondutane) in the hannel. The model has been used for the interpretation
of endurane harateristis in ash devies.
4.2.2 Degradation eets in ash ells
We an now analyse the eets of degradation on the ash ells and the phenomena de-
termining endurane performanes. When yling the devie, the tunnel oxide is subjet
to FN eletrial stress during erase and CHEI stress during program. Figure 4-1(a) shows
the inuene of eletrial stress during yling, induing a modiation of the Vth window,
W = V Pth − V Eth . Two yling sequenes have been adopted for programming/erasing the
ell: FN/FN and CHEI/FN operation. In the former ase, the ell is both programmed and
erased by FN operation (program: pulse width 10ms; VCB = 18.9V - erase: pulse width
10ms - VCB = −17.65V ). The Vth is measured after a given amount of yles. Two eets
an be identied in this onguration: (a) both the V Eth and V
P
th inrease, (b) the inrease
of V Pth is less pronouned than V
E
th (thus W dereases). In the latter ase, the endurane
haraterization has been performed by yling the ell with CHEI for programming and
FN for erasing (program: pulse width 4µs; VCB = 8.5V , VCB = 4.2V - erase: pulse width
1ms - VCB = −17.65V ). Similarly to the previous ase, two phenomena are identied: (a)
V Eth inreases due to the progressive lling of interfae traps delaying inversion; (b) V
P
th
initially dereases, induing the losure of the window after moderate yling, and then
inreases. The threshold voltage window is redued after a onsiderable number of yles
in both the ases, ompromising devie endurane.
139
Chapter 4. Complementary eets in ompat ash modeling
Hereafter, it will be shown that all the previously mentioned eets are attributed to
the inuene of defets on ash harateristis. A physial interpretation of these eets is
of ritial importane to improve endurane performanes during tehnology development.
This permits to reonstrut the window evolution from DC and transient harateristis
measured after a given amount of yles, where the eets of the defets are orretly
separated and taken into aount (Figure 4-1(b)). In this methodology, trapping eets
result in dierent threshold voltage variation dynamis ∆Vth versus the number of yles
Ncycles, for the two states. The variation ∆Vth an be separated in three parts:
• ∆V Rth : threshold voltage variation diretly related to harge trapping eets on the
ative MOSFET part of the devie (subthreshold slope degradation, xed harges
trapped in the TOX , gm redution);
• ∆V Eeffth (Ncycles): threshold voltage variation omponent after Ncycles, attributed to
the redution of erase eieny indued by ell ageing;
• ∆V Peffth (Ncycles): threshold voltage variation omponent after Ncycles due to the re-
dution of program eieny after yling.
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Figure 4-1  Threshold voltage window W = V Pth − V Eth versus number of P/E yles. In (a), diret
Vth measurements after yling are shown, using FN/FN and CHEI/FN operations for programming
and erasing the ell, respetively. In (b), window extration for CHEI/FN regime using the proposed
extration methodology to deouple transient and DC degradation eets.
(i) DC eets on the ative devie
Border and interfae traps are responsible of the variation of the devie eletrostatis
when the ell is eletrially stressed during yling [151℄. Figure 4-2(a) shows measured
IDS(VCS, Ncycles) harateristis performed on ash devies during yling. As the number
of P/E yles inreases, the subthreshold slope is degraded and the gate transondutane
is redued. Similar eets are visible in (b) for equivalent transistor devies, after hav-
ing undergone eletrial stress. For these devies, the oating gate voltage during stress
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has been alulated from onsiderations on the ell oupling oeients. It should be
pointed out that, while the Vth of the equivalent transistor (taken at an arbitrary urrent
IDScrit) inreases, the Vth of the two states of the ell behave dierently (V
E
th inreases, V
P
th
dereases).
The harge trapping model in Setion 4.2.1 has been adopted to identify the reason of
this disrepany. In Figure 4-2(), the read harateristis of the ash devie have been
simulated. Dashed urves indiate fresh devies, while solid urves indiate the results
when a Gaussian distribution of traps is added in proximity of the TOX/substrate interfae.
Both sub-threshold slope, transondutane and Vth are aeted. In the simulations the
programming/erase eienies are not altered as the harge on the oating gate QF0 is
diretly varied to restore the DC state of the ell.
Consequently one an estimate the eets of defets in DC read onditions with the Vth
voltage variation ∆V Rth , in any of the two states. This quantity an be extrated also from
erase transient harateristis as shown in Figure 4-3(a) and with:
∆V Rth (Ncycles, tR) = Vth(Ncycles, tR)− Vth(0, tR) (4.9)
where tR = 0.2ms is a time duration hosen long enough suh that the initial state of the
devie does not aet the dynamis. The apparent disrepany between (a) and (b) of
Figure 4-2 is explained onsidering the eieny of the injetion mehanism.
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Figure 4-2  (a) Measured IDS versus VCS harateristis of a ash ell in erased (blue) and pro-
grammed (red) states during 1000 P/E yling by CHEI/FN. As the ell is yled and stressed, the
subthreshold slope inreases and the gm dereases. However, the two Vth behave dierently: the erased
Vth inreases of ∆V
R
th , while the programmed one is slightly redued. (b) On an equivalent-transistor
ell that experienes eletrial stress onditions similar to the devie in (a), qualitatively similar ef-
fets are visible. In (), simulation results indiate the impat of defets on the eletrostatis without
onsidering program eieny redution (dashed urves: fresh devies, solid urves: with a Gaussian
distribution of traps in proximity of the TOX/substrate interfae).
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(ii) Program/Erase eienies
The inuene of degradation on erase mehanisms is analyzed in Figure 4-3(a). Due to trap
lling in inversion, ∆V Rth aets the Vth versus erase time measurements. This ontribution
an be removed by vertially shifting all the urves (inset of Figure 4-3(b)). The erase
eieny degradation, orresponding to the threshold voltage variation ∆V Eeffth , an be
identied as the variation of the slope of the urve in the latter plot. A quantiable
estimation of this degradation is given by:
∆V Eeffth (Ncycles) = Vth(tE, Ncycles)−∆V Rth (Ncycles)− Vth(tE , 0). (4.10)
This represents the portion of Vth shift that annot be restored when erasing the aged ell
for a given erase time tE =1ms. From this result, one an thus onlude that the erase
eieny degradation is marginal with respet to the eet of trap lling ∆V Rth on the
eletrostatis. Indeed, the apparent erase performane degradation, i.e. the V Eth inrease
in Figure 4-1(a), mostly orresponds to a hange of the devie eletrostatis due to traps
lling, i.e. ∆V Rth on Figure 4-3(b).
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Figure 4-3  Extration methodology to separate ∆V Rth and ∆V
Eeff
th with DC and transient erase
measurements. (a) Raw transient measurements performed after a dierent number of yles. Due
to the ontribution of traps lling, the initial state of the ell is not the same and thus measurements
need to be aligned by subtrating ∆V Rth (Ncycles) (inset of (b)). ∆V
R
th (Ncycles) an also be extrated
from DC measurements in Figure 4-2(b). The inset shows how erase eieny is minimally aeted by
degradation (idential slope of the urves). (b) ∆V Rth versus Ncycles following the trend of the window
baseline.
A similar extration proedure has been performed in program onditions (Figure 4-4).
In this ase, the ell has been previously over-erased to exhibit the full transient dynamis.
Figure 4-4(a) shows raw transient measurements before data proessing; in the inset of
(b), the ∆V Rth ontribution is removed so that the initial harge on the oating gate be
the same for all the stress/yling onditions. In the inset of (a), Vth − ∆V Rth is plotted
as a funtion of the eetive program time, measured starting from the instant where
the threshold voltage is V Eth . The program eieny degradation an be identied in the
142
4.2. Endurane modeling
latter plot as the threshold voltage variation ∆V Peffth that annot be restored after a given
arbitrary program time tP = 4µs:
∆V Peffth (Ncycles) = Vth(tP , Ncycles)−∆V Rth (Ncycles)− Vth(tP , 0) (4.11)
The program eieny is thus sensibly aeted by devie degradation after stress and plays
an important role on the window dynamis.
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Figure 4-4  Extration methodology to determine ∆V Peffth from program transient measurements of
Vth versus programming time. (a) Raw transient program measurements performed after a dierent
number of yles. In this ase normalization has to be performed removing the ontribution ∆V Rth of
lled traps (inset). (b) ∆V Peffth versus Ncycles representing the degradation of program eieny.
The presene of trapped harges delays inversion and redues the tunneling urrent,
ausing program eieny degradation in both forward FN and CHEI regimes. As the
CHEI urrent is also dependent on the hannel urrent IDS, the CHEI eieny is more
sensitive to degradation. From MPA simulations of gate leakage, it an be seen that erase
eieny is marginally redued after eletrial stress. This has been attributed in [262℄
to staked oxide harges, that globally shift the leakage harateristis to higher positive
voltages [255℄.
The semi-analytial model has been used to onrm experimental results of P/E per-
formane degradation. Figure 4-5 shows the eets of the total trap onentration in the
oxide for FN and CHEI program transient operations, respetively. Program eieny is
strongly redued as interfae trap onentration inreases and gm dereases.
(iii) Proess optimization and orrelation with equivalenttransistor devies
The proposed extration method an be applied to the physial understanding of endurane
harateristis. In industrial tehnology development, several proess splits are proessed
to align tehnologial parameters on nal speiations. The main issue for the under-
standing of endurane relies on the large number of eets involved that hallenges the
separation of the dierent ontributions and ompromises the identiation of the regions
to be optimized. Three-dimensional TCAD simulations have been performed to study
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Figure 4-5  Transient simulations showing the eets of devie degradation on CHEI (a) and FN (b)
program eienies for inreasing trap onentrations. In both ases, uniform Gaussian trap distribu-
tions along the hannel are plaed at the Si/SiO2 interfae and the peak NTmax of the onentration
has been inreased. In (a), the gain is redued due to the presene of interfae traps dereasing the
hannel urrent, the arrier distribution and onsequently the injetion urrent. In (b), trap lling
auses inversion to be delayed, reduing the tunneling urrent.
degradation phenomena and identify the defet loalization. e− tunneling in FN regime is
onentrated in the oating gate divot region (Figure 4-6(a)). On the other hand, CHE
injetion mainly ours lose to the drain/hannel juntion (Figure 4-6(b)).
Figure 4-6  3D TCAD simulations to identify the points subjet to high eletrial stress during in
aumulation/erase (a) and inversion/program (b). In the former ase the urrent ows through the
oating gate divot region. In the latter ase, the urrent is onentrated in the LDD region where
eletrial eld and injetion are higher. Darker areas identify regions with higher urrent densities.
Proess development requires identifying whih ritial fabriation parameter an play
a role on the areas to be optimized [263℄. Figure 4-7 shows the orrelation between the Vth
of the equivalent transistor devie (V TREQth ) after 100s stress in both FN and CHEI and
the ell window after 200k yles. When altering the LDD prole, the harateristis of
the injetion region hange and thus the V TREQth (blue urve) variation under CHEI stress
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onditions is aeted as well. The variation of the tendeny is in good alignment with the
variation measured on the window W. On the other hand, modifying the proess deposition
of the tunnel oxide layer has a higher inuene on the V TREQth measured after FN stress.
This modiation is reeted on the ash window as well.
Figures 4-8(a-b) show the large spread in W , obtained grouping the results of pro-
ess variations where the LDD implant harateristis are varied (P1,P2,P3), while Fig-
ures 4-8(-d) present similar results for devies where the oxide formation proess is varied
(P4,P5,P6). The window W variations and the V Eth baseline trends for both the subsets
are presented in Figure 4-8(b-d). Both show the diret orrelation existing between the
baseline and the window.
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Figure 4-7  Correlation between the threshold voltage Vth of stressed equivalent transistor devies
(V TREQth ) and the ash ell window W after 200k yles. Equivalent transistors have been stressed
using both FN and CHEI stress. These results show how the oxide proess variations inuene V TREQth
after FN stress, while LDD proess variations aet V TREQth after CHEI stress. In both ases, the
variation on V TREQth is reeted on the window of the stressed ash devie.
4.2.3 Compat modeling of ash endurane
Compat approahes for modeling ash endurane require two aspets to be taken into a-
ount: (a) the physial modeling of the eets of the defets on the devie harateristis,
(b) the physial degradation model whih generates the defets. Numerial approahes
have been proposed for point (a), although ompat models need to be eient and fast
enough to permit designers to have optimized results in short simulation times. Conse-
quently, a ompat empirial method has been preferred for this ase, to preserve speed
and onvergene of the harge balane algorithm, with the defets having three eets: a
rigid variation of the at band voltage ∆Vfb = − QTCOX , where QT and trap lling are modu-
lated by the quasi Fermi level in the substrate, an empirial variation of the sub-threshold
slope parameters of the MOSFET model, and a redution of the mobility using a fator as
in Eq. 4.9. A single parameter NIT has been used to model the trap onentration at the
oxide interfae.
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Figure 4-8  Endurane harateristis for dierent proess splits on LDD doping (a-b) and oxide
growth (-d). In (b-d) the window redution is perfetly orrelated with the baseline of the V Eth in ase
of proess variations on the TOX growth.
A model for the variation of the defet density as a funtion of the applied bias or
urrents in the devie is required. In this study, it has been hosen to model the degradation
using:
NIT (t) =
∫ t
0
(
Adg|IFD(t)|Cdg +Bdg|IFB(t)|Ddg
)
dt′, (4.12)
where the empirial parameters Adg, Bdg, Cdg andDdg are extrated from DC measurements
after degradation. These parameters ould be extrated from empirial analysis using an
approah similar to [264℄ based on subthreshold slope and transondutane variations vs.
stress voltages and durations. The parameters Adg and Bdg ould be alibrated evaluating
the dependene of the equivalent transistor parameters with CHE stress, while Cdg and
Ddg are extrated from Fowler-Nordheim stress.
More aurate approahes ould be applied to take into aount dierent energy-driven
degradation modes as in [264266℄ where aging oeients an be extrated for various
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drain and oating gate bias oeients. This solution requires a large set of degradation
measurements on both ash devies and equivalent transistor ells to alibrate the bias and
stress time dependene of degradation. With the purpose of illustrating the appliability
of the ompat model to endurane analysis, the model of Eq. 4.12 has been preferred for
this study. Furthermore, an empirial exponential fator dependent on the total trapped
harge has been introdued in Eq. 2.46 to model the redution of program CHEI eieny.
Conversely, given the onsiderations in the previous Setion, it has been assumed that the
erase eieny is not aeted by the inrease of border defets at equivalent eletri eld.
Figure 4-9 illustrates the methodology to simulate endurane degradation in ash de-
vies using the NVM-SPICE ompat model. Eah yle is represented by four onseutive
SPICE simulations, where the alulated FG harge QF0 is applied as instane parameter.
After erase and program simulations, two read DC simulations are required to assess the
Vth of the ell with subthreshold slope eets. After a omplete yle, the tunnelling and
injetion urrents are used in the ageing model of Eq. 4.12 that omputes a new value of
eetive trap onentration for the following yle.
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Figure 4-9  Modeling methodol-
ogy adopted to take into aount
ageing eets on ash ell hara-
teristis.
Endurane measurements have been performed yling the devie up to 105 times with
nominal P/E onditions. After a given amount of yles, the IDS(VCS) harateristi is
measured in read onditions and the Vth, maximum gate transondutane gmMax and
subthreshold slope are extrated for both the states. Sine the simulation of the entire
yling sequene requires a long simulation time, it has been hosen to apply a onver-
sion of the number of yles Ncycles to an eetive number of iterations Neffcyc = N
2/5
cycles.
In Figure 4-10(a), the normalized Vth window is shown as a funtion of the number of
simulated eetive yles Neffcyc. Measurement results are in symbols. The parameter
extration methodology relies on deoupling the eets as indiated in the previous se-
tion. In partiular, the extration should onsider both DC and transient eets, where
147
Chapter 4. Complementary eets in ompat ash modeling
the degradation of the gate transondutane and of the subthreshold slope shown in (b)
and (), respetively, should be taken into aount. The simulated relative variation of the
P/E eienies is shown in the inset of Figure 4-11 and indiates the signiant redution
of CHE injetion.
This extration methodology an be applied to dierent types of pulses, and stati
models of NIT vs Ncycles an be elaborated for several operating onditions (Figure 4-11).
This permits the designer to diretly set the worst ondition state of the aged ell and
analyse the impliations on the produt speiations without yling the devie 105 times.
The main limitations of this approah rely on the fat that a set of NIT vs Ncycles models
need to be extrated, orresponding to eah pulse ondition under investigation. Therefore
this solution annot oer the exibility of the model in Eq. 4.12.
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Figure 4-10  Relative variation of the threshold voltage window (a), maximum gate transondutane
gmMax (b), and subthreshold slope () as a funtion of the eetive number of yles. Measurements
are indiated in symbols while simulations are presented in lines. The eetive number of yles is
obtained using Neffcyc = (Ncycles)
2/5
to avoid exessively long SPICE simulations.
4.3 Disturb mehanisms
In aggressive tehnologies, disturb dynamis monitor the Vth variation in a given state,
during program or read operation of adjaent ells. In these onditions, high voltage biases
are applied on the terminals of the ash devie for long time durations. These eets
should be arefully onsidered in the tradeo balane.
Disturb eets an be divided in bit line (or drain) disturbs and word line (or gate)
disturbs, depending on whih node the high voltage ondition in applied. Dynamis also
strongly depend on the state of the disturbed ell.
Let us onsider a single bit line of ash devies organized in NOR onguration. All the
devies have been programmed and share the same bit line. When a given ell is yled,
high negative voltages are applied on the drain of all the ells during the programming phase
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Figure 4-11  Inrease of the simulated on-
entration of interfae defets NIT at the
Si/SiO2 surfae as a funtion of the number
of eetive yles Neffcyc. The onversion
to the measured number of yles is also pro-
vided in magenta. (Inset) Simulated variation
of the program and erase eienies versus
Neffcyc.
and, after a high number of yles, the threshold voltage of the programmed aggressed ells
tends to derease. This stress ondition an be reprodued applying a high voltage DC
bias on the BL of a programmed devie and assessing the Vth derease.
Even though the injetion eay is onsiderably smaller than for CHEI, the total
umulative disturb stress time an indue large Vth variations. Disturb dynamis have
been haraterized using progressive algorithms (see Figure 2-28 in Chapter 2), dividing
the disturb stress time in small pulses, after whih the Vth of the devie is measured. All
the measurements have been performed on three dies to illustrate statistial variability.
In a rst ase, the ell is initially programmed at Vth ≈7.7V and subsequently stressed
by only applying a high bias voltage on the drain terminal of the devie. The WL of
the stressed ell remains grounded. Figure 4-12 reports these BL disturb measurements
performed on programmed devies, showing the V Pth derease as a funtion of the umulative
disturb time for several VDS and VBS stress onditions. For voltages lower than VDS=3.4V
disturbs have not been haraterized as they would have required too long measurements
and programming at suh small VDS voltages is rarely applied. In Figure 4-12(b), the
dependene on the bulk voltage is also illustrated.
Sine a negative voltage is present on the FG of the ell when the devie is in the pro-
grammed state, disturb eets are suspeted to be aused by band-to-band tunneling and
eletron-hole generation in the spae harge region of the drain-bulk juntion [11℄. Due
to the high drain-bulk voltage, holes an be aelerated towards the isolated substrate of
the devie (hot-holes). If the energy of the arriers is high enough, ionization an our
generating highly energeti tertiary e−/h+ ouples. While e− are olleted at the drain,
the energy of h+ an be high enough to permit the arriers to surmount the energy barrier
of the tunnel oxide [11℄. The ionization proess an also our multiple times, generating
additional arrier pairs. It has been shown that tertiary holes injetion is greatly respon-
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sible of threshold voltage derease [11℄. These approahes require high omputationally
demanding numerial simulations and usually rely on full band MC analysis to analyse
sattering and arrier distribution in the LDD.
BL disturb has been modeled adding a urrent ontribution from the drain to the
oating gate of the devie [105℄. An empirial expression has been proposed to take into
aount the dependene on the stress time duration and on the eld aross the tunnel
oxide, using:
Idist = AdistIGIDL exp
(−FFD
Bdist
+ CdistVDB
)
, (4.13)
where the dependene on the oating gate voltage is taken into aount in both the gate
indued drain leakage (GIDL) urrent IGIDL and the exponential fator on the eld FFD
aross the TOX in proximity of the LDD juntion. The urrent ontribution IGIDL has
been alibrated on measurements performed on equivalent transistor test strutures and
is modeled with the usual band-to-band urrent approximation in [267℄. The dependene
on the oating gate voltage is obtained evaluating the CBE at eah timestep. The model
parameters Adist, Bdist and Cdist have been adjusted to reprodue BL disturb measurements
at the dierent drain and bulk bias voltages.
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Figure 4-12  (a) Simulated (lines) and measured (symbols) threshold voltage variation versus disturb
stress time for a programmed ell at dierent drain bias voltages at VB=0V. The bulk bias dependene
is also shown in (b) for two VDS=3.4V and 3.8V and for VB ranging from -1V to 0V.
The appliation of a VBS bias allows to greatly improve program eay, but it has a
negative impat on BL disturb as it enhanes the hot-hole injetion phenomenon.
Similarly, when the ell is in an erased state, the oating gate potential of the devie is
high and onsequently the hole population is not present in the LDD region. Thus, HHI
annot our. On the other hand, although CHEI is very redued due to the low VCS bias,
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Figure 4-13  (a) Threshold voltage variation versus disturb time for an erased ell measured for
dierent drain and bulk bias voltages under BL disturb onditions. A variation of less than 0.5V after
4 seonds is reported, muh smaller than the Vth shift on programmed devies. (b) Threshold voltage
variation versus disturb time for an erased ell measured for dierent WL voltage biases under WL
disturb onditions. Carrier tunneling is very redued resulting in a Vth variation of less than 100mV
after 300s.
a portion of e− an be injeted from the hannel and LDD to the oating gate with an
undesirable soft programming eet that raises the Vth of the devie. The Vth variation
reported in Figure 4-13(a) appears very redued with respet to the one previously shown
for the programmed devie.
WL disturb measurements have been performed as well on the erased ell and are
illustrated in Figure 4-13(b). Under the programming phase, ells that share with the
target devie the same WL are subjet to a high voltage ondition on the ontrol gate
terminal. Consequently, WL disturb an our due to undesired e− tunneling from the
hannel to the oating gate terminal. Redued variations are observed due to the very low
leakage of the tunnel oxide. WL disturbs are not present when the devie is programmed
as the stored harge dereases the oating gate voltage, redues the eld in the oxide layer
and prevents e− tunneling.
4.4 Cross-ouplings
As the dimension of the memory matrix dereases, the inuene of neighbouring ells on
the eletrostatis of a single devie raises. To this purpose, ross-oupling eets have
been analyzed by means of 3D TCAD simulations and measurements on miniarrays in
NOR onguration.
Starting from the 3D struture presented in Chapter 2, the bak-end stak of interon-
netions has been added using the physial dimensions in the layout of the matrix. In
a NOR onguration, due to the asymmetry of the bak-end stak, the two shemes il-
lustrated in Figure 4-14 should be onsidered to evaluate all the apaitive ontributions
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between the oating gates in the array. The simulated 3D strutures inlude 4 ash me-
mory devies and are reported in Figure 4-15, with 2D ross-setions along the hannel
length and width. The values of the apaitive omponents are reported in Table 4.1 for
both the ongurations. A large oupling, higher than the apaitane CFD between the
oating gate and the drain of a ell, is observed between the bit lines. The apaitanes
between the oating gates of the ells remain onsiderably smaller due to the shielding of
the soure metal lines. The two ongurations present similar values of the apaitane
whih implies that the bak end stak asymmetry is only marginally inuening the apa-
itane values. Furthermore, the analysis of the omplete bak-end stak permits to extrat
the ontributions of the parasiti omponents and estimate the load of BLs and WLs in
iruit simulations for IC design (Setion 5.3.1(i)).
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Figure 4-14  Shemati of the matrix in NOR
onguration illustrating the ross-oupling
apaitanes. In onguration A, a single
soure line is simulated while in B, the inter-
onnetions are dierent due to the presene
of a ommon drain between two ells. The
ouplings between WLs or BLs pairs are ex-
trated as well.
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Figure 4-15  (a-b) Three dimensional TCAD simulations performed on the ongurations indiated
in Figure 4-14 memory. The geometry and arhiteture of the bak-end struture is aligned with the
layout of the matrix. In (), two ross-setions of Conguration B are shown.
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Component Conguration A [aF/ell℄ Conguration B [aF/ell℄
CFFxx 1.752 1.772
CFFxy 0.049 0.049
CFFyy 0.177 0.173
CWLWL 1.010 1.008
CBLBL 46.67 46.67
CFD 37.8 37.5
Table 4.1  Values of the extrated ross-oupling apaitanes for the two ongurations indiated
Figure 4-15 normalized on the ell dimension.
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Figure 4-16  Sheme for the harateriza-
tion of ross-oupling eets in NOR ong-
uration. The target ell in green is plaed in
the middle of a mini-array and set to a spe-
i programmed/erased state. Surrounding
devies are progressively programmed.
Indiret measurements of ross-oupling eets in a memory matrix have been per-
formed on the fully addressable mini-arrays where the eets of the 8 aggressor devies
surrounding a target ell an be studied. The inuene of farther ells on the target de-
vie has been negleted. The entire matrix is initially erased. Subsequently, the 8 ells
surrounding a target devie are progressively programmed starting from the ones in the
orners (C1-4), followed by the ones sharing the same WL (WL1-2) and the same BL (BL1-
2) (Figure 4-16). After eah programming step, the threshold voltage of the target ell is
measured. Two types of eets have been studied depending on the state of the target
devie.
The target ell is initially erased and its oating gate voltage remains high during the
entire haraterization. When programming an adjaent ell (i, j), its oating gate voltage
VFSi,j dereases and the ouplings in the devie are negatively aeted. The derease of the
gate oupling αC inreases the threshold voltage of the ell and redues P/E performanes.
Threshold voltage variations of the order of 140mV have been found. Three dies have
been haraterized: on eah of them, three ongurations of mini-arrays are investigated,
inreasing the distane DX between two oating gates in the bit-line diretion from 80nm
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to 130nm. As the distane separating the BLs and WLs gets smaller, the ross-oupling
apaitanes CFFi,j linearly inrease. The distane between the drain/soure ontats and
the oating gate of the ells dereases as well, resulting in higher parasiti drain/soure
oupling. The inrease of the D/S oupling has eets on both the aggressor and the target
devies. On the target devie, Vth slightly raises as a onsequene of the higher CFFi,j
oupling, but the programming dynamis are exponentially aeted by the αD oupling
degradation. Consequently, in the harge balane equation the redution of (VFS − VFSi,j)
appears more pronouned than the inrease of CFFi,j ouplings. This implies that ross-
oupling eets are slightly lower in arrays where the distane between two oating gates
is higher.
In the programmed state, minimal eets are found. The measured Vth variation of the
target ell is reported in Figure 4-16(a). A variation of Vth lower than 40mV is extrated
when surrounding ells are programmed. This is attributed to the redued (VFS − VFSi,j)
fator when the aggressor adjaent ells are programmed.
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Figure 4-17  Measurements of ross-oupling eets of programmed aggressor ells on a target erased
(a) and programmed (b) devie. An inrease of Vth is found in both ases when adjaent ells are
progressively programmed. The inuene of orner ells is smaller than the one of BL and WL aggressor
devies. Variations with the distane DX between the oating gates in in the BL diretion are also
reported. Lines indiate the average of measured results in symbols.
Cross-oupling eets in the array an be modeled and inluded in the ompat ap-
proah onsidering the apaitive omponents of the ell FG of the target with the sur-
rounding devies in the matrix. In suh a ase, additional terms should be onsidered in
the CBE that in DC onditions reads:
QG(VFS, VDS, VBS) +CCF (VFS − VCS) +
∑
j=−1,0,1
∑
i=−1,0,1
CFFi,j(VFS − VFSi,j) = QF0 = onst.
(4.14)
The nodes VFSi,j ould be fored to xed voltage values or simulated onneting them
to the FGs of the neighbouring aggressor ells.
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4.5 Statistial variations
Worst-ase analysis is usually performed by IC designers to assess iruit performanes in
harsh environment onditions. This requires the denition of statistial proess orners in
devie models. Industrial design kits dene proess orners by a set of statistial variations
of partiular proess parameters around nominal values. For example, inertitude in the
resolution of lithographi patterns orresponds to the denition of statistial distributions
for the physial dimensions of the devie.
In ash devies, adopting a similar approah to the one on MOSFET models, proess
orners for both erased and programmed states ould be dened. Figure 4-18 illustrates
the variation of the drain urrent and gate transondutane with VCS in read onditions
(VDS = 0.5V) for the dierent proess orners. Red and blue solid urves indiate the
spread of DC harateristis of the devie in programmed and erased states simulated with
Monte Carlo analysis. Gaussian distributions are adopted to reprodue variability on the
physial dimensions, tunnel oxide thikness, substrate doping, arrier mobility and at
band voltage. In DC regime, the initial stored harge is also assumed to be distributed
with an uniform distribution around the nominal onditions of both the states. Statistial
parameter variations determine osillations on the devie threshold voltage, subthreshold
slope and maximum gain transondutane.
Other spei stati proess orners ould be dened, to simulate the ash ell in par-
tiular onditions. For example, embedded devies usually adopt P/E-verify algorithms to
hek the eay of the writing proess and redue the spread of Vth distributions [141℄.
Consequently, it is useful to dene P/E-verify orners from nal produt speiations
(dashed and dashed-dotted lines in Figure 4-18), whih an be used to assess devie perfor-
manes under soft-program/erase operation [268℄. These stati orners are dened varying
the stored harge in the oating gate of the devie from the nominal P/E state values.
Additionally, in appliations where setor-erase funtionality is exploited, a wide set of
devies an undergo several onseutive erase sequenes, induing parasiti tails in Vth dis-
tributions due to leakage (see Chapter 5). A depletion-verify orner is also dened and
indiated with a dotted line. It is used to dene a state of over-erased depleted ells whose
Vth needs to be raised to reah the nominal erased state.
The statistial variation of eletrial parameters is extrated from the program and
erased state harateristis measured on all the fully addressable mini-arrays integrated on
the wafer. During the measurement, for eah word line, all the devies on the dierent
bit lines are haraterized. The IDS(VCB) harateristi of eah ell is measured three
times: at the initial state, after a program sequene and after applying an erase pulse.
The program step-like pulse has VCS = 8.5V, VDS = 4.2V, VBS = 0V for a duration of 1µs,
while the step-like erase pulse reahes VCB = −16V for 100ms. The varianes of Vth and
gmMax distributions for both the P/E states have been extrated from results presented
in Figure 4-19(a-b). Assuming a Gaussian distribution of Vth, a variane of σV E
th
= 0.15V
and σV P
th
= 0.13V has been extrated for erased and program states, respetively. An
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Figure 4-18  (a) IDS and (b) gate transondutane gm harateristis simulated with Monte Carlo
statistial analysis for the erased (blue) and programmed (red) states at VDS=0.5V. A large spreading
of Vth an be notied. Program, erase and depletion-verify stati orners are also inluded.
indiation of the Vth distributions for virgin (after fabriation) and over-erased
1
ells is
also provided (blak histogram). The virgin Vth has been found to be around 5.3V and
an be measured only for devies onneted to the rst BL. Indeed, when moving along a
bit line, the page erase pulse erases all the ells sharing the same WL, while the program
sequene inreases the Vth of the target ell only. Consequently, the ells on the same WL
beome more and more over-erased while moving towards the BLs, generating a skewed
distribution of low V Eth . In Figure 4-19(b) the distribution of the gate transondutane
peak is shown. A Gaussan distribution with σgmMax = 0.11S an be assumed. A slight
disrepany between the programmed and erased states is notied and has been attributed
to dierent ontrol gate-drain ouplings under DC measurement onditions. Figure 4-19(-
e) illustrates the spread of the Vth, gmmax and subthreshold slope distributions obtained
from MC simulations on 400 samples. The subthreshold slope has been extrated from
IDS(VCS) urves in linear regime between 1nA and 10nA.
4.6 Conlusion
In this Chapter, parasiti and long term eets have been illustrated and modeled. The
analysis on endurane performanes in ash devies permitted to deouple the eets of
the defets on the ell eletrostatis and P/E eienies. Transient and endurane hara-
teristis of embedded ash memory devies have been haraterized and modeled using a
physial extration methodology, a semi-analytial approah and a ompat design-oriented
model. This approah intends to present the basi methodology for the modeling of degra-
dation for iruit simulations. However, more omplete and physial models for defet
reation an be adopted to improve the preditions of the ompat model. This per-
1
Beause of the partiular NOR arhiteture, a ell an be subjet to multiple erase sequenes, having
its Vth strongly redued with respet to the nominal V
E
th
after a single erase.
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Figure 4-19  (a) Vth distributions measured on mini-arrays of 80 addressable devies for 72 dies. Pro-
gram (red), erase (blue) and initial (blak) distributions are shown. The magenta histogram indiates
the threshold voltage windowW distribution. (b) Measured distribution of maximum transondutane
gain for programmed and erased states. (-e) Simulated Vth, gain and subthreshold slope distributions
simulated with Monte Carlo analysis applied to the extrated ash SPICE model.
spetive analysis would permit to model endurane harateristis and ell performane
redution for a wide range of stress bias voltages and P/E algorithms. The phenomenon
of BL disturb has been haraterized, modeled and inluded in the ompat NVM-SPICE
solver. The role of ross-talking eets has been haraterized and parasiti apaitanes
extrated from 3D TCAD simulations. As a result, the values of these omponents have
also been applied in Chapter 5 into BL and WL models. Statistial proess orners permit
to analyse worst-ase ell onditions and dene proess targets.
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Chapter 5
From ompat modeling to IC design
5.1 Introdution
In this hapter, the previously desribed ompat model has been applied in a proess
development and design perspetive. On one hand, tehnology development requires a pro-
found understanding of trade-os in ash devies, whih aet DC, transient and long term
performanes. In Setion 5.2 the main metris adopted by proess integration engineers
and NVM designers for the evaluation of the ell gure of merits are desribed [105℄. Para-
metri analysis is applied in transient regimes, studying the eets of program/erase pulses
on relevant quantities involved during the swithing (threshold voltage Vth shift, maximum
drain urrent peak during programming, power onsumption, ell disturb, degradation,
et.). The shape of the voltage pulses applied to both word lines (WLs) and bit lines (BLs)
largely impat the nal state, the short term and long term performanes of the devie.
Consequently, one of the main tasks of IC designers onsists in dening the pulses to be
applied in order to optimize the ell and satisfy produt speiations. Additionally, some
ell speiations strongly aet the requirements of other building bloks surrounding the
memory setor. In this view, an optimization methodology using the NVM-SPICE model
is proposed. Setion 5.3 disusses the design, integration and haraterization of a 40KB
memory setor for smart ard appliations. The integrated building bloks are highlighted,
with partiular fous on the diret use of the ash ompat model for their optimization.
This setion also inludes a desription of BL and WL parametri ells oneived to sim-
ulate a omplete line of devies in the memory setor. Layout onsiderations involving
the design tehniques for high-voltage ash tehnologies are explained. Charaterization
results and funtionality testing of the memory test-hip onlude the hapter.
159
Chapter 5. From ompat modeling to IC design
5.2 NVM-SPICE model appliations
5.2.1 Performane metris and parametri analysis
The disussion of trade-os and pulse optimization requires a lear denition of the dierent
metris to assess devie performane. In partiular, in this study the following metris an
be onsidered:
• program/erase time
• power onsumption
• maximum program/erase urrent
• WL/BL disturb
• injetion eieny
• interfae and oxide degradation
• width of Vth distribution
It has been hosen to detail here only the analysis of the programming pulses applied
to BLs and WLs are pulsed as more trade-os are involved. Nevertheless, the methodol-
ogy is also appliable to the erase operation. The evaluation an be performed varying a
limited set of pulse parameters or disretizing the applied voltage pulse in a given number
of timesteps. However, we simplied the problem investigating only a family of trape-
zoidal WL and BL pulses, haraterized by two parameters for eah pulse as indiated in
Figure 5-1. This hoie has been made also onsidering that linear regulation is usually
adopted in swithed apaitor regulation bloks and its importane will be justied in the
next Setion. Eah WL/BL pulse is omposed of a ramp-up step and a plateau part. The
total duration of the ramping phase is tCrise (t
D
rise for the BL pulse, respetively), while its
initial voltage is V Cmin (V
D
min, respetively). In this example, the maximum voltages on the
plateaux V Cmax = 8.5V (V
D
max = 4.2V , respetively) have been maintained for a onstant
total pulse duration of 1µs. Furthermore, the impat of the isolated p-well bulk bias an
also be ontrolled. In the following examples, VB has been kept onstant at 0V.
As a result, Figure 5-2 shows the simulated programming time tprg variation with the
pulse parameter. The programming time orresponds to the instant where the Vth of the
ell reahes 7.5V. This quantity is of major importane as it disriminates the two set/reset
states and determines the threshold voltage window. A linear variation of tprg with t
C
rise
and tDrise is found.
Low-power appliations require optimization of the program/erase eieny. The total
power onsumption during a single programming pulse is shown in Figure 5-3 peaking
at intermediate V Cmin and V
D
min voltages, and inreasing for slower ramps, as the program
eieny is redued. The dependene of the programming time on VDS pulse parameters
is higher than the dependene on VCS variations. As a onsequene, it is more eient
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Figure 5-1  Shemati dening the pulse ongura-
tion parameters for pulses applied on the ontrol gate
and drain of the seleted ell. The investigated family
of pulses is represented by a trapezoidal voltage pulse
where the rise time and the low level bias are varied.
to vary the BL pulse in order to optimize the power onsumption. Square-box pulses
obtained for trise=0s or Vmin = Vmax ahieve the largest Vth variation with the lowest
power onsumption. The trend is also orrelated with the average injetion eieny.
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Figure 5-2  Simulated program time needed to ahieve a nal Vth of 7.5V, as a funtion of the
parameters indiated in Figure 5-1, i.e. rise times and starting voltage biases of both ontrol gate
(left) and drain (right) pulses. In the left plot, a square box voltage pulse with V Dmax = 4.2V has been
applied to the drain of the ell, while in the right plot the ontrol gate is biased with a square box
pulse having V Cmax = 8.5V. Red symbols highlight the pulses programming the ell after tprog = 2µs,
as in Figure 5-2.
Another parameter to be onsidered is the maximum drain urrent IDS whih denes
the performanes of BL harge pump iruits orresponding to the maximum urrent de-
liverable by the swithed apaitor network. As a result, Figure 5-4 shows the maximum
urrent variation as a funtion of the pulse parameters. Lower urrents are obtained with
intermediate V Cmin/V
D
min voltages and for slow ramps, while the urrent peaks for square-box
pulses. A tradeo is established between maximum program urrent and power onsump-
tion. Sine the ontrol gate oupling oeient is higher than the drain oupling and the
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Figure 5-4  Same programming onditions as in Figure 5-4 but showing the maximum urrent absorbed
during program operation. Red symbols highlight the pulses programming the ell after tprog = 2µs,
as in Figure 5-2.
ell is programmed in saturation, the ontrol of the hannel urrent is very sensitive to
the WL pulse parameters. Consequently, it is more onvenient to adapt the WL pulse
parameters in order to optimize the maximum IDS urrent.
Drain urrent optimization in program is also orrelated to degradation. Indeed, fol-
lowing [142℄ and the derivations in Chapter 4, a harateristi ageing oeient an be
omputed as well with Eq. 4.12 from the drain and bulk urrents and adopted as degra-
dation metri or using the onsiderations in [264℄. Square-box pulses are haraterized
by high degradation eets and onsequently alternative solutions should be preferred in
produts where endurane is a priority.
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Another metri is assoiated with drain disturb in program onditions, whih represents
a major issue in NOR ash tehnologies. Disturb eets an be evaluated applying a pulse
on the BL and alulating the variation of the Vth of an aggressed programmed ell sharing
the same BL. However, due to the large time onstant, a more relevant approah onsiders
the integral of the disturb injetion urrent IFD from drain to gate alulated with Eq. 4.13.
Simulation results for this metri are shown in Figure 5-5 for a BL pulse with V Dmax = 4.2V
and a onstant voltage V Cmax = 0V on the ontrol gate. As expeted, an exponential inrease
is observed for higher values of V Dmin, while the dependene on the ramp time t
D
rise leads to
a linear tendeny on the disturb metri. Also in this ase, higher disturb is ahieved for
square box pulses with larger VFD voltage drop.
Other metris or a omposition of them ould be dened by the designer who also
has to evaluate the impat of pulse and ell optimization on the surrounding iruitry.
Indeed, reliability onerns should be onsidered on the degradation of the HV deoding
and regulation iruitry. Several bias onditions an be assessed, also onsidering the bulk
substrate bias voltage VB used to improve program eieny.
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Figure 5-5  Same programming onditions
as in Figure 5-2, but showing the BL dis-
turb metri as a funtion of the BL pulse
onguration parameters. No pulse is ap-
plied on the ontrol gate of the ell. The
latter represents a devie whih shares the
same BL with a programmed ell. Red sym-
bols highlight the pulses programming the
ell after tprog = 2µs, as in Figure 5-2.
5.2.2 The quest for the best program pulse
In industry, ramped algorithms are applied to the ells in program operation to limit the
program urrent and relax harge pump iruit omplexity, and enable better ontrolling
the Vth variation or ell aging eets. Various program algorithms have been reently
proposed, one of the most diused being a ramped pulse on the WL, while maintaining
the BL at a given program voltage [142℄. Indeed, as shown in the following, suh an
approah permits to avoid the drain urrent peak. The oating gate voltage is linearly
inreasing with the ontrol gate voltage and the urrent an be maintained onstant for
the entire ramp up of the WL pulse. The maximum urrent is set by the designer depending
on the desired harge pump speiations. Figure 5-6 shows simulation results after the
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appliation of two pulse ongurations ahieving the same speiations on the threshold
voltage variation and on the programming time. A given maximum program urrent has
been imposed; with this onstraint, the ontrol gate voltage at eah time step is omputed.
As shown in (b) and (), the injetion and drain urrents remain onstant for the entire
ramp up preventing overshoots. This avoids ineient programming in presene of high
initial urrent peaks followed by lower urrents. This method also permits to prevent the
abrupt exponential variation of Vth that is observed using square-box pulses. Indeed, in
presene of suh a rapid variation, the nal state of the ell beomes strongly dependent
on variability, resulting in larger Vth distributions of the nal programmed state. While
in [142℄ the alulation of the equilibrium ondition on VFS needed to ahieve best eieny
is determined using approximated models where empirial and not-measurable parameters
are onsidered, NVM-SPICE permits to aurately perform this assessment. Two pulse
ongurations are shown for two dierent V Dmax onstraints.
A third pulse an also be applied on the isolated p-well of the array, biasing the om-
mon substrate at a negative voltage. This has the purpose on one hand of reduing the
drain urrent during writing and on the other hand of improving the injetion urrent by
inreasing the voltage drop on the juntion.
A general optimization methodology has been developed for the extration of pulse
onguration parameters depending on a given set of speiations and onstraints (a
patent dislosure has been submitted and is urrently under evaluation on this subjet).
Finally, Monte Carlo statistial and proess orner simulations an be adopted for
analysing the impat of pulse ongurations on Vth distributions narrowing. The designer
is able to apply a programverify sequene [141℄ to investigate its eets on the distributions
of states. Statistial models inluded in NVM-SPICE permit to elaborate a iruit struture
and a methodology to remove statistial variability (another patent dislosure is under
evaluation on this aspet).
164
5.3. 40KB eNVM setor design
0 0.2 0.4 0.6 0.8 1
x 10−6
0
1
2
3
4
5
6
7
8
Time [s]
Ap
pl
ie
d 
V 
[V
]
 
 
0 0.5 1 1.5 2 2.5
x 10−7
0
2
4
6
x 10−9
FG
 c
ur
re
nt
 [A
]
 
 
0 0.2 0.4 0.6 0.8 1
x 10−6
5
10
x 10−5
I D
S 
[A
]
 
 
10−7 10−6
0
5
10
Time [s]
V T
H 
[V
]
 
 
 
 
(b)
(d)
VDS
VCS
(a)VBS
(c)
Figure 5-6  (a) Program pulse ongurations for VCS and VDS simulated with the NVM-SPICE model
for two maximum drain biases. On the right, the oating gate and drain urrents vs. program time
are also shown in (b) and (), respetively. Constant urrent program is ahieved maintaining the
injetion urrent onstant for the entire ramp up of the ontrol gate voltage. On the voltage plateau,
the urrent dereases with a redution of VFS. In (d), the threshold voltage variation is reported for
the two pulses, ahieving the same program time speiation at 1µs with dierent program dynamis.
5.3 40KB eNVM setor design
A 40KB memory test-hip has been designed and integrated in a derivative eNVM 65nm
tehnology. The following bloks have been designed and are presented in this setion.
They inlude:
• the memory setor, whih surrounds the WL deoder iruit and has been divided in
two bloks to enable reuse for future improvements;
• the WL deoder, whih provides the ondutive path from the HV swithes to the
loal WLs of the setor;
• the BL deoder, whih reates the onnetions between the loal BLs and the external
IO terminals;
• the HV management system, inluding a set of HV swithes, to reate the ondutive
path from the external HV pads to the deoders for the HV signals, and high/low
level shifters to inrease the dynami range of digital LV ontrol signals ontrolling
the swithes;
• the ombinatory logi blok that provides the ontrol signals required by all the
building bloks in the dierent operating modes.
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A global system oorplan of the test-hip, showing the onnetions between the main
building bloks is illustrated in Figure 5-7, while a photograph of the integrated testhip
is provided in Figure 5-8, also showing the test strutures integrated for reliability investi-
gations. The main signals are summarized in Table 5.1, dierentiating the signals between
external biases and internal ontrols. The rst ategory inludes logi ontrol signals, e.g.
MODE_LV<0:1> whih determine the operating mode or SCTERA_LV to enable setor
erase funtionality, and HV signals, whih are used to supply WL and BL deoding iruits
and the ash devie under program/erase operation. The derivative eNVM tehnology sup-
ports HV devies with thik oxide layers and robust juntions, to sustain voltages up to
11V. Additionally, triple-well HV devies have been adopted to integrate low-level shifter
iruits and provide negative WL bias voltages in erase and read modes. Charge pumps
and sense ampliers have not been integrated in the implemented testhip. As a onse-
quene, HV pulses required to program/erase the devies are provided externally during
testing (signals VX, VNEG, VY and VBULK). Signals VX and VY are also used to supply
the HV management system and the deoders. Given the absene of sense ampliers to
measure the Vth of the devie, a diret memory aess (DMA) mode has been hosen. In
suh a way the BLs of the memory array ould be diretly ontated and drain voltages
applied in read/program operation. Suh an approah provides a more attentive and au-
rate haraterization, sine one an diretly aess the urrent owing in the ell; however
aess time strongly inreases. The IO bus provides aess to 10 bits in parallel.
The internal signals onneting the dierent building bloks of the test-hip are indi-
ated in the bottom part of Table 5.1. All the bloks require logi signals to enable dierent
funtionalities aording to the operating mode. The role of pre-deoded and HV biases
in deoders is illustrated in the following subsetions.
5.3.1 Building bloks
(i) Memory matrix and WL/BL parametri models
Several fators should be onsidered in establishing the array organization. In EEPROMs,
aess time onstraints impose limitations on row and olumn lengths implying the inte-
gration of several dierent WL and BL deoders in a single memory array. The impat of
eletrial stress and disturbs also needs to be onsidered.
A memory array is usually organized in suh a way that it an be read and programmed
using a parallelism for the output data either by 8 (byte) or by 16 (word). In our ase,
given the lak of internal bloks for testability and built-in self test funtionalities, we
extended the dimension of the IO data buer to 10 signals, 1 byte + 2 bits to support error
detetion and orretion ode (ECC) funtionality in future implementations. The array
has been divided in 2 subsetors having 320 BLs and 512 WLs eah, forming an array of
327680 ells (32KB + 8KB for ECC funtionality). The IOs are divided in two sets and
onnet the BLs of the two sub-setors. Eah IO an address 64 BLs. The number of ells
onneted to one WL should be hosen depending on speiations on the aess time, WL
deoder area and WL disturb. On the other hand, inreasing the number of WLs inreases
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Figure 5-7  Building bloks of the 40KB memory setor. Blue lines indiate LV signals; red lines
represent HV biases. The BL and WL deoder are onneted to the NVM subsetors and ontrolled
by the predeoded LV buses from the logi blok. The HV management system onstituted by the 5
HV swithes reates the path for the HV biases from the deoders to the external inputs.
the impat of BL disturb and an redue sense amplier eay due to the inuene of
potentially over-erased ells in read mode. These eets also involve limitations on power
onsumption. The WL deoder selets a single WL in read or program operation, while in
erase single or multiple WLs an be seleted. Indeed, the array organization is also driven
by partiular erase funtionalities that in Flash memory permit to restore the logi `1' on
the entire array (setor erase proedure). In NOR onguration, both page (or WL) erase
and setor erase operations ould be performed, sine FN erase does not represent a major
issue for power onsumption as program by CHEI. The apability of erasing the entire
blok has been inluded in our setor, so that the WL deoder is able to selet all the 512
WLs of both the subsetors.
An aurate transistor-level model of the ash devie strongly improves design optimiza-
tion. Indeed, ommon design tehniques for establishing the WL/BL loads adopt oupling
onsiderations and approximated distributed networks with passive elements only. Eventu-
ally, a more aurate solution requires to take into aount the ell apaitanes in dierent
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Figure 5-8  Photograph of the designed testhip. (a) The 40KB setor is plaed on the right and a
large portion of the area is oupied by test strutures to individually haraterize the HV iruit bloks.
(b) Zoom of the region inluding the 40KB testhip, where the dierent building bloks are indiated.
Pin name Desription Voltage range
VDD Logi supply 1.2V
GND Ground referene 0V
ADD_LV<0:14> Address bus 0/1.2 V
MODE_LV<0:1> Operating mode seletion 0/1.2 V
SCTERA_LV Setor erase ontrol signal 0/1.2 V
DECODENABLE_LV Address enable ontrol signal 0/1.2 V
GATENEG_LV Negative WL ontrol signal 0/1.2 V
VX
WL deoder supply
WL voltage in P/R modes 0/10 V
VY BL deoder supply 0/10 V
VNEG WL deoder supply for E mode 0/10 V
VBULK Isolated P-Well voltage in E mode 0/10 V
IO<0:9> IO bus (DMA mode) 0/5 V
READ_LV, PROGR_LV,
ERASE_LV, IDLE_LV Operating mode signals 0/1.2 V
LS_LV Setor-enable signal 0/1.2 V
LX_LV<0:7>, LY_LV<0:3>,
P_LV<0:15> Predeoded signals for WL deoder 0/1.2 V
YO_LV<0:7>,YM_LV<0:7>
Predeoded signals for
loal/global BL deoders 0/1.2 V
DISCHARGE_LV Disharge ontrol signal 0/1.2 V
YO_HV<0:7>,YM_HV<0:7> HV signals for loal/global BL deoders 0/10 V
WL<0:511> WL signals 0/5 V
LBL<0:639> Loal BL signals 0/5 V
VXS Seleted WL bias in P/R modes 0/10 V
VXSA Bias for WL deoder 0/10 V
DECS Seleted WL bias in E mode -10/0 V
VSL Soure and P-Well bias 0/10 V
Table 5.1  Desription and voltage range of signals in the 40KB setor.
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operating onditions and states. To this purpose, the model of Chapters 2 and 4 an be
employed for iruit simulation and for the development of parametri distributed models
representing entire WLs or BLs. Parasiti resistanes and apaitanes on the transmission
line an be extrated from 3D TCAD simulations, from the layout of the memory setor
using parasiti extration tools or with geometrial approximation based on proess har-
ateristis. Transient simulations an be performed with the parametri ells proposed in
Figures 5-9 and 5-10, representing distributed models for one entire WL or BL. A better
trade-o between simulation time and auray is reahed when dividing the set of address-
able ells in three parts: the ells physially loated ahead the addressed target devie, the
addressed seleted ell and the set of devies physially loated downstream the seleted
ell. An additional part an be added in presene of dummy unonneted devies at layout
level. For example, in a WL that addresses 64 ells, only one devie is seleted in read
operation. The propagation delay of the voltage pulse on the gate of the ell depends on
the index of the seleted devie. In our testhip, onsidering 5 IOs, i.e. 320 total BLs,
several WL models have been asaded to simulate the voltage propagation delay on the
last ell of the WL. At proess level, ell aess resistanes an be redued with siliidation
or with metal line strapping. This permits to strongly relax the tradeo between aess
time and row/olumn length.
WLin
SL
SBL UBL
WLout
Rint / 2Rint / 2
CintCint
Cint Cint
Unselected (i-1) cells
on left side
Unselected (N-i-1) cells
on right side
Selected ith cell Capping cell
i
1
1i
i-1
i-1 N-i
N-i-1
N-i-1 N-i
1
1
Rint / 2 Rint / 2
Figure 5-9  Parametri model of a WL used for estimating the load of the WL drivers. Model
parameters inlude the index i of the seleted BL, the total number of addressable ells N on the WL,
the number of dummy devies at the boundaries of the line and parasiti omponents, that an be
extrated from layout and geometrial onsiderations.
Similar onsiderations are appliable to the sizing of the array along the BL diretion,
using parametri models as in Figure 5-10. In suh a ase, not only aess resistanes
and parasiti apaitanes limit the ell aess time, but also BL disturb eets need to
be onsidered. Indeed, longer BLs ause disturb eets to be present on large portions
of the memory setor. Transient disturb simulations using model in Chapter 2 represent
a preious tool to evaluate the eet on programmed devies and the maximum drain
urrent.
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SL
Cint
j-1
Rint / 2 Rint / 2
j j
j-1 1
Cint
M-j-1
Rint / 2 Rint / 2
M-j M-j
M-j-1
UWL
BLin BLout
SWL
1
Unselected (j-1)
cells on left side
Unselected (M-j-1) 
cells on right side
Selected jth cell
Capping cell
Figure 5-10  Parametri model of a BL used for estimating the load of the pass-gates in the loal BL
deoder. Model parameters inlude the index j of the seleted WL, the total number of addressable
devies M sharing the same BL, the number of dummy devies at the boundaries of the line and
parasiti omponents Rint and Cint.
(ii) WL deoder
One of the major hallenges in memory design is represented by the integration of row and
olumn deoders. Two fators hallenge deoder design: the addition of new funtionalities,
inluding various operating voltages and modes of operation, and the ontinuous redution
of ell dimension leading to an exponential array density inrease.
Hierarhial deoding The row deoder is the rst blok to be designed after the
memory array. In order to enable random aess to eah ell, a path should be realized
using a spei devie address. Eah line an be individually addressed through the WL
deoder, in ontrast to the operation of BL deoders where bytes or words are deoded in
parallel. This approah has advantages in terms of aess time, sine one single row must be
addressed to read the bits of the same byte, whih are plaed on dierent olumns [90℄. In
our testhip, the WL deoder addresses 512 = 29 rows; thus 9 address bits ADD_LV<0:8>
are required. The address bus is biased at VDD=1.2V, while various HV biases need to
be applied on the ash devie. In partiular, Table 5.2 summarizes the WL DC voltage
speiations for the dierent operating modes. In read mode, we would like to bias the
ontrol gate of the seleted devie at a voltage equal to 5V, while keeping the unseleted
word lines grounded. When long BLs are integrated and when over-erased ells are aeting
urrent/Vth measurement, it might also be onvenient to apply negative biases in read mode
on unseleted devies to redue parasiti leakage. Design omplexity also inreases due to
the fat that the erase operation requires high negative biases to be applied on the WL. At
layout level, issues emerge if one onsiders that the last driver stage of the deoder should t
into the row pith (footprinting issue) [90℄. Consequently, if one exludes the memory array,
the WL deoder represents the most ompat portion of the testhip. On the other hand,
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devie reliability and reusability onerns impose layout design with relaxed rules. Finally,
a large mismath between the minimum size of HV devies and ash ell dimensions also
exists whih further hallenges integration.
WL voltage R P E
Seleted 0/10 V 0/10 V -10/-5 V
Unseleted -2/0 V 0 V 0 V
Table 5.2  Summary of the WL voltage
range DC speiations during read (R),
program (P) and erase (E) operations. Un-
seleted WLs an be biased at negative
voltages in read mode, to redue ontribu-
tions of over-erased ells sharing the BL
with the seleted devie.
Hierarhial approahes are generally preferred to redue area oupation and layout
omplexity. Figure 5-11 indiates the deoding sheme and the distribution of the signals
from the addresses to the WLs. The 9 LV address bits are deoded independently in
three groups. Three predeoded buses (LX_LV<0:7>, LY_LV<0:3>, P_LV<0:15>) are
obtained with onventional n-to-2n logi pre-deoders. The dynamis of the logi signals are
raised to the desired HV bias in a seond stage (seletor - bloks NAND and P). The logi
AND operation is performed between eah LX_LV and LY_LV ouple. Therefore, the
512WLs are divided in 32 groups of 16 rows eah. The seletion of eah group is performed
with the predeoded signals LX_LV<0:7> and LY_LV<0:3> in NAND-blok iruits,
while signals P_LV<0:15> selet one of the WLs in the group in P-blok iruits. The
hierarhial solution simplies layout omplexity and signal routing as only the predeoded
signal buses have to be routed aross the memory array. The last blok is represented by
the nal driver, whih selets and transfers the analog voltage to one of the 512 WLs.
Figure 5-12 shows the hierarhial view of the WL deoder divided in global (a) and loal
(b) bloks.
WL driver The single WL driver iruit that biases the line must be designed onsidering
the voltage requirements depited in Table 5.2. Read and program modes share the same
lines, as the HV deoding path that needs to be reated is the same for both, varying only
the applied voltages and timings. The WL is only seleted when both the NAND-blok
and P-blok are seleted, while deseletion of the WL ours when the predeoding signals
identifying the group of 16 or the single WL in the group are lowered. The WL driver
iruit is supplied by the HV signals VXS and DECS provided by the HV management
system. The amplitude of both varies depending on the operating mode: in read/program
VXS ranges from 0V to 10V, while it is grounded in erase. The DECS signal has a dynami
range from -2V to GND in read/program while it dereases to VNEG in erase mode. The
logi of HV swithes will be desribed in Setion (iv). The WL driver fores a stable voltage
on the WL disregarding the seletion or operating mode. Indeed, it is not only important
that a WL is seleted but also that all the rows that are not addressed are fored to a
dened voltage, to avoid oating nodes and unwanted leakages. Consequently, the seleted
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Figure 5-11  Hierarhial deoding sheme for WL deoding. Red bloks indiate HV iruits [-8V,
9V℄, while blue bloks represent LV iruitry [0V, 1.2V℄.
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Figure 5-12  Arhiteture of the global (a) and loal (b) WL deoders. HV and LV signals are indiated
in red and blue, respetively.
WL in read/program states and erase state is fored to VXS and DECS, respetively, while
the unseleted WLs are fored to DECS and to VXS, respetively.
The iruit in Figure 5-13 performs the biasing of the individual WL, using the om-
plementary deoded signals ANDCTRL/ANDCTRLN and CTRLU/CTRLD provided by
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eah NAND blok, and the signal P_HV provided by eah P-blok (see the next setion
for an explanation of the generation of these signals). The two outputs LWL and RWL
orrespond to the WL onnetions of the left and right subsetors and are driven by HV
buers. Sizing the two output buers an be performed using the previously desribed WL
models, evaluating the tradeo between aess time, reliability and oupied area. The
node FN is fored to VXS or DECS in all the operating modes. When the NAND blok is
seleted, both transistors M1n and M1p are disabled and the inverter with P_HV as input
is enabled. A signal path is thus reated for P_HV, whih also determines the nal WL
voltage. When the NAND blok is disabled, the WL is fored to a stable state by M1n
and M1p, independently from the P_HV voltage, to avoid the presene of oating gate
nodes and stability issues. For example, in erase mode M1n is enabled applying VXS on
its gate and foring FN to DECS. WL drivers should t in the WL pith of the array and
thus full ustom design of devies of HV minimal dimensions is usually onsidered. The
bloks should also be highly modular to preserve symmetry and permit reusability. The
truth table of this iruit is shown in Table 5.3.
ANDCTRLN<x>
P_HV<y>
ANDCTRL<x>
VXS
RWL<j>LWL<j>
CTRLD<x>
CTRLU<x>
FN<j>
VXSVXS
DECS
DECSDECS
M1n
M1p
Figure 5-13  Ciruit shemati of the
WL driver. Signals from the xth NAND
blok are indiated in green, while the
signal P_HV<y> is the HV output of
the yth P blok. Ouput signals in red
are onneted to the jth WL of the
NVM matrix.
NAND and P bloks In the deoding ow, the dynami of low voltage signals needs
to be inreased from [0 VDD℄ to the voltage range [DECS VXS℄ required to program/erase
the ell. Level shifting iruits are adopted to this purpose in both the NAND bloks and
the P bloks forming the seletor. In NVM design, both high level and down level shifters
need to be designed. The high-level shifter onverts a LV logi level in the range of [0
VDD℄ to a high voltage signal [0 VXS℄. On the other hand, low level shifters extend the
dynami range of the signal toward negative HV values [DECS VDD℄.
A ommon arhiteture is illustrated in Figure 5-14. These onventional levels shifters
are not suitable for deep-submiron LV appliations, where the supply voltage is redued
below 1.2V and the NMOS drivers are not able to swith the two branhes of the iruit.
Furthermore, reliability issues beome prominent when HV biases are onsidered. Due to
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Mode
The WL is:
ANDCTRL ANDCTRLN CTRLU CTRLD FN P_HV LWL=RWL
R/P
Seleted
VXS DECS VXS DECS DECS VXS VXS
R/P
Unseleted via
P blok
VXS DECS VXS DECS VXS DECS DECS
R/P
Unseleted via
NAND blok
DECS VXS DECS DECS VXS VXS DECS
R/P
Unseleted via
both
DECS VXS DECS DECS VXS DECS DECS
E
Seleted
VXS DECS VXS DECS VXS DECS DECS
E
Unseleted via
P blok
VXS DECS VXS DECS DECS VXS VXS
E
Unseleted via
NAND blok
DECS VXS VXS VXS DECS DECS VXS
E
Unseleted via
both
DECS VXS VXS VXS DECS VXS VXS
Table 5.3  Summary of the voltage values for the signals in the nal WL driver depending on the
mode of operation or the addressing state of the devie.
SEL_LV
SELN_LV
VDD
VXS
SEL_HV
SELN_HV
M1 M2
M3 M4
M5 M6 Figure 5-14  Traditional high level
shifter arhiteture. Complemen-
tary low voltage signals SEL_LV and
SELN_LV are applied on the two
branhes on the gates of M1 and M2.
The HV devies M3 and M4 are used
to redue devie degradation of M1 and
M2. M5 and M6 onstitute the lath
to maintain the signal stable at the HV
bias VXS on the output of the level
shifter. Finally, the two buers are used
to satisfy output load requirements.
the too rapid VDD saling, tradeos in level shifters beome more tight and new arhite-
tures need to be introdued. This is due to the fat that while VDD sales down, the Vth
of HV and IO MOSFETs remains too high to allow these devies to be turned on [91,269℄.
Consequently, new solutions have been introdued to redue the gap between VDD and
the Vth of HV devies. Some solutions use ore NMOS devies to get a lower Vth but suer
from reliability and breakdown issues. Other approahes pump-up the supply signal to
intermediate voltages, e.g. 2VDD [270℄, but they require extra iruits and power for the
generation of the intermediate bias. High level shifter iruits have been designed using an
approah similar to [96℄. Figure 5-15 shows the iruit shemati of the adopted high level
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shifting arhiteture. The omplementary logi signals SEL_LV/SELN_LV drive both the
LV toggling devies Mn1/Mn2 and Mp1/Mp2. The presene of the PMOS devies in the
pull-up network improves the swithing speed, reduing the ontention between the two
branhes [96℄. The zero-Vth Mn3 and Mn4 HV devies are used to protet the toggling
NMOS devies whih suer from reliability issues, without altering the toggling apability.
All the devies have been sized trading o swithing speed with drive apabilities.
SEL_LV
SELN_LV
SELN_HV
SEL_HV
SEL_LV SELN_LV
VDD
VXS
Mn1 Mn2
Mn3 Mn4
Mp2 Mp1
Mp4 Mp3
Figure 5-15  Ciruit shemati of a
ontention-redued high-level shifter in-
reasing the dynami voltage range of
SEL_LV/SELN_LV from [0 VDD℄ to
[0 VXS℄. Contention redution is imple-
mented with the integration of PFETs
Mp1 and Mp2. Zero-Vth HV devies
Mn3 and Mn4 protet transistors Mn1
and Mn2 from degradation and break-
down.
Low level shifters are integrated to inrease the signal dynamis at the negative sale.
A sheme that is symmetrial to the high level shifter of Figure 5-15 an be realized using
triplewell NFETs with isolated substrate bias to build the lath, and PFETs to drive the
toggling. The isolated well of the NMOS devies is biased at high negative voltages. An
example of low level shifter will be disussed in Subsetion (iv).
High-low level shifters, inreasing the voltage dynami range in both diretions, are in-
tensively applied in deoding iruits. Although various omplex arhitetures exist [271℄ a
widely adopted approah onsists in asading a high and a low level shifter iruit, as pre-
sented in Figure 5-16. In this way, the dynami range of signals SEL_LV/SELN_LV is in-
reased in the positive diretion from [0 VDD℄ to [0 VXSA℄ by the high level shifter and sub-
sequently further extended for negative biases down to [DECS VXS℄ (with VXS≤VXSA).
An isolation sheme is ommonly employed to onnet the two bloks and prevent both
the appliation of a voltage (VXSA+DECS) on the oxide of HV devie that would indue
breakdown, and juntion forward biasing with potential lath-up eets.
The struture of NAND and P bloks is presented in Figure 5-17. Both bloks inlude
the high-low level shifter of Figure 5-15 and a low-voltage logi iruit that determines
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Mp4 Mp3
High-level shifter
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DECS 
Figure 5-16  Ciruit shemati of a high-low level shifter where two levels shifter are asaded to
inrease the dynami voltage range of SEL_LV/SELN_LV from [0 VDD℄ to [DECS VXS℄. The isolation
sheme onstituted by Mn5, Mn6, Mp5 and Mp6 devies protets both the buers of the high level
shifter and the lathes of the low level shifter. The NFETs Mn7 and Mn8 are integrated in an isolated
substrate biased to DECS.
whether the blok has to be enabled or not, aording to the seletion signals. The realized
logi funtion in (a) is:
SEL_LV = [(LX_LV · LY_LV) + (SCTERA_LV · ERASE_LV)] · LS_LV (5.1)
The blok performs the logi AND of the predeoded logi signals LX_LV and LY_LV (se-
tor enable signal). The blok is also enabled when the setor erase mode is ativated,
i.e. SCTERA_LV high, as in suh a ase all the WLs need to be seleted. The signal
LS_LV is used to improve IP reusability and indiates the setor enable signal in future
implementations. Subsequently, the dynamis of the output signals SEL_LV/SELN_LV
is raised to the range [DECS VXS℄. The signal VXSA is used to supply the high-low level
shifter. A ombinatory network generates the signals ANDCTRL_HV/ANDCTRLN_HV
and CTRLU_HV/CTRLD_HV, outputs of the NAND blok, from the high voltage sig-
nals SEL_HV/SELN_HV. The NAND blok struture is dupliated for eah ombination
of the LX_LV and LY_LV signals. In (b), the simpler arhiteture of the P blok is illus-
trated. It inludes a logi ombinatory iruit and a H-L level shifter. In this ase however,
the logi funtion is expressed by:
SEL_LV = ERASE_LV⊕ [(P_LV + SCTERA_LV · ERASE_LV) · LS_LV] (5.2)
The arhiteture of the H-L level shifter is similar to the one in (a), while the transistor
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size inreases sine the output load varies.
Prelogic H-L level shifter
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(b) P-block(a) NAND-block
Mn
Mp
Figure 5-17  Arhiteture of the NAND (a) and P (b) bloks in the WL seletor to realize the signals
in Table 5.3.
(iii) BL deoder
BL voltage R P E
Seleted 0.7 V 3/4.5 V Z
Unseleted Z Z Z
Table 5.4  Summary of the BL voltage DC
speiations during read (R), program (P)
and erase (E) operations. High impedane
ondition is indiated with Z.
The struture of olumn BL deoder is simpler due to the fat that the voltage to be
applied on the BLs is limited to the range [0.7V 4.5V℄ as reported in Table 5.4. The BLs of
the unseleted devies are normally left oating (high impedane Z state). The deoding
sheme is illustrated in Figure 5-18. Similarly to the WL deoder, a hierarhial struture
omposed of Main Bit Lines (MBL) and Loal Bit Lines (LBL) an be dened, onneting
global and loal deoding levels. Sine in read and program modes addressing is done by
groups of 10 bits, the entire set of 640 LBLs an be divived in 10 groups, eah IO inluding
64 LBLs. The 64 lines are then divided in 8 subgroups of 8 LBLs. The seletion of a
LBL in the group is performed using the loal BL deoder, omposed of 8 HV pass-gates
ontrolled by signals YO_LV<0:7>. Only one of suh pass-gates is turned in ondutive
state; all the other devies are o. The drains of the NFETs are diretly onneted to the
LBL, while their soure is onneted to the global BL deoder via the MBLs. The global
deoder ompletes the onnetion path from the seleted LBL to the IO, seleting one of
the 8 MBLs with signals YM_LV<0:7>. The arhiteture of the global BL deoder is
idential to the loal one, but load and degradation onsiderations need to be taken into
aount when sizing the pass-gates.
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All the BLs an be addressed in group of 10 bits using the address bits ADD_LV<9:14>.
The address signals are divided in two groups and predeoded to obtain signals YM_LV<0:7>
and YO_LV<0:7>. Subsequently, the dynami range of the deoding signals is inreased
from [0 VDD℄ to [0 VY℄, where VY is an external voltage varying from 3V to 7V depend-
ing on the operating mode. The signals YM_HV<0:7> and YO_HV<0:7> are used to
bias the HV pass-gates of the global and loal BL deoders, respetively. During read
operation, the ell is deoded enabling the pass-gates orresponding to its address and a
read voltage is applied on the IO. The urrent owing into the devie is measured on the
IOs. Similarly, in program mode, the HV bias is fored on the IO. In erase mode, the BL
deoder is disabled and all the LBLs have high impedane.
At layout level, the design of the olumn deoders is often problemati as the pass-gates,
one for eah olumn, must t in the ell pith. This annot be ahieved as the pith of
the ell is normally muh smaller than the minimum size of an HV devie. To relax this
issue, the loal deoder is divided in two parts that are laid out above and below the NVM
memory bank, allowing the design of the transistor in the pith of two or more ells.
NVM array
IO<0>
MBL<0>
LBL<0>
IO<1> IO<9>
…
LBL<7>LBL<6>LBL<5>LBL<4>LBL<3>LBL<2>LBL<1>
…
Global
Decoder
Local
Decoder
Global
Decoder
MBL<1> MBL<2> MBL<3> MBL<4> MBL<5> MBL<6> MBL<7>
YO_HV<0:7>
YM_HV<0:7>
Global decoder
Local decoder
…
Figure 5-18  Hierarhial arhiteture of the BL deoder onneting the 640 LBLs to the 10 IOs.
(iv) HV swithes
The HV management system is onstituted by ve HV swithes, realizing the HV path
from the external pads to the WL and BL deoders. The set of swithes is ontrolled by
LV signals from the ombinatory logi blok and is designed to be reusable into memory
arrays inluding multiple setors. Thus, eah swith is also ontrolled by the setor enable
signal LS_LV. The set of swithes inludes:
• the VXS swith whih onnets the externally available VX voltage to the WL de-
oder, providing the HV signal VXS to the WL deoder. This signal is only gener-
ated in read/program modes and applied to the seleted WLs. In erase mode, VXS
is grounded and applied to the unseleted WLs;
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• the VXSA swith whih onnets the VX voltage to the WL deoder, providing its
supply voltage VXSA; the HV bias VX is always transferred to VXSA when the
setor is seleted;
• the ERASEN_HV swith whih inreases the dynami range of the logi signal
ERASE_LV to [DECS VXS℄, as required in the NAND bloks of the WL deoder
(see Figure 5-17);
• the SL/IPW swith, whih is enabled in erase mode only, to provide a ondutive
path from the VBULK external signal to the soure and isolated p-well of the matrix
array;
• the DECS swith, transferring the negative voltage provided on the VNEG node to
the signal DECS to be applied to the unseleted WLs in read mode and to seleted
WLs in erase operation.
The design hallenges are not high for the rst four swithes whih require simple level
shifter shemes similar to those in Figures 5-15 and 5-16. Conversely, the integration of
the DECS swith requires more attention as, in suh a ase, the dynami range of the
ontrol voltage needs to be shifted from [0 VDD℄ to [VNEG GND℄ avoiding reliability
issues. Furthermore, the FETs onstituting the low level shifter need to be integrated in
individual isolated substrates.
The W/L ratio of the output drivers for all the swithes should be high enough to
guarantee urrent drive apabilities. In partiular the SL swith should be able to de-
liver a urrent that is suient to program 10 ells in parallel. Additionally, minimal L
dimensions are generally avoided to inrease immunity to reliability. Indeed, the iruits
onstituting the HV management system should be robust to sustain long periods of HV
biasing, orresponding to the total umulative period of ash programming and erasing.
(v) Logi blok
The logi ombinatory blok inludes minimal funtionality to enable address pre-deoding,
operating mode swithing and ontrol over the LV signals enabling the dierent HV bloks.
The operating mode is ontrolled using the signals MODE_LV<0:1> determining whether
the array is in idle, read, program or erase operation. Setor erase funtionality is enabled
raising the SCTERA_LV signal. The set of address pre-deoders is enabled when the user
signals the orretness of the address using the external signal DECODENABLE_LV. The
disharge of the HV nodes after an erase is a very important issue due to the high parasiti
apaitanes assoiated with the soure and drain nodes. A fast disharge is undesirable
as it ould result in destrutive lath-up issues. Consequently, a funtionality has been
added to slowly ground the LBLs and the soure of the array after an erase operation.
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5.3.2 Charaterization
(i) Testing methodology
A Verigy 93000 single density P1000 SOC ATE tester model has been used to haraterize
and test the hip funtionality. The read proess is the most ritial, as in absene of sense-
ampliers, the IO voltage has to be fored and the read urrent measured. The erase mode
onsists of a highlevel digital pattern that performs a setor erase operation. The program
mode adopts a high level digital pattern to interfae with a pattern generator. A lowlevel
algorithmi memory pattern yles through the addresses and array topology. A lok
yle with 1MHz base rate has been used during all the testing. In order to generate the
high voltage biases beyond the range of the tester, simple ampliation logi on the probe
ard has been adopted for all the appropriate signals. This iruitry has been designed to
be quikly powered up and powered down and simply multiplies the inoming signal by a
predened fator.
(ii) DC and transient results
Stati DC testing is performed to verify the absene of urrent leakage in all operating
modes. Subsequently, the HV voltage management system and the basi funtionality of
the deoding iruits is tested. The devie is plaed in READ mode by ontrolling the
MODE_LV<0:1> signals and a single address is haraterized varying the HV biases VX
and VY and measuring the ell urrent in the ell. A BL read voltage of 0.7V is used. In
read mode, the ell aess time is redued by rstly applying the HV biases to supply the
deoding iruitry and subsequently deoding the address of the ell (hot swith). Sine
the HV biases are relatively low in this operating regime, the signal an be maintained
high for the entire read operation without ausing degradation of the state of the ell.
The ell urrents for the dierent signals of the IO<0:9> bus measured as a funtion of
the HV voltage bias VX applied on the deoded WLs, are illustrated in Figure 5-19(a).
An average threshold voltage of approximately 2.5V is found with a large spreading in
the stored harge due to proess variability as previously shown in Chapter 2. A similar
measurement has been performed in Figure 5-19(b), assessing the ell urrent as a funtion
of the deoder supply voltage VY. For dereasing VY, the pass gates of the BL deoder
lose and the urrent dereases. A VY of 3V is suient to bias the BL deoder. Similar
haraterization has been performed for another address obtaining dierent level of urrents
due to variability (-d). In (a) and (), VY is 5V, while in (b) and (d) VX is 5V.
Transient haraterization has been performed for a limited range of addresses to anal-
yse the urrent variation with respet to program/erase time, and to verify the funtionality
of the HV swithes. The ells are initially programmed using a progressive program algo-
rithm (Figure 5-1 in Chapter 3) and measuring the IO urrent after eah program pulse.
The program pulse is applied entering in PROGRAM mode using the MODE_LV ontrol
signals. Subsequently, the address is deoded and the DECODENABLE_LV signal raised,
while keeping the HV biases grounded. In this way, the path from the HV external bi-
ases to the WLs and BLs of the ash ells is reated before biasing the HV pins to redue
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degradation and better ontrol the applied pulses on the terminals of the ell (old swith).
The exponential derease of the urrent with time reported in is in good agreement
with previously shown programming dynamis. Only 5 bits are programmed in parallel,
using a 1010101010 mask on the IO bus. Erase dynamis is also shown in Figure 5-20(b).
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Figure 5-19  (a) Measured IO urrent as a funtion of the HV supply voltage VX applied on the
seleted WLs and supply the WL deoder. (b) Measured urrent as a funtion of the VY bias supplying
the pass-gates in the BL deoder.
Setor erase funtionality has been veried for a limited set of 16 addresses. In Fig-
ure 5-21, the ell urrent is represented as a funtion of the address index and as a funtion
of the IO index. The ell urrent in the virgin state is measured in the top-left orner
of the array. Proess variability eet are also visible in this ase. In the following plot,
all the ells of the setor have been programmed at VIO = 4.2V for 4µs. The urrent in
the programmed ells drastially dereases. Progressively applying 500µs-long setor erase
sequenes, the ell urrent inreases, reahing values omparable to the initial state. An
erase voltage of (VNEG=-8V; VBUL=+8V) has been used. The ells have been read in
DMA with VX=5V, VY=5V and VNEG=-2V.
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Figure 5-20  Measured IO urrent as a funtion of the total programming (a) and erase (b) time. In
(a) an IO mask 1010101010 has been applied, and onsequently only the urrents on the programmed
IOs are shown. Programming is performed at VX=8.5V, VY=7V, VIO = 3.8V. In (b), page erase is
performed at VX=5V, VBULK=8V, VNEG = -8V, for a given address, and the urrent is measured.
In both ases, read is performed at VX=5V, VY=5V, VIO=0.7V.
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(iii) Complete memory array testing
Having assessed the basi funtionality of the memory in all the operating modes (read,
programming, erase, setor erase), dierent program and erase patterns have been dened
and applied to the entire range of addresses to verify the funtionality of the deoding
sheme and analyse statistial Vth distributions. A pattern is represented by a map dening
whih ells need to be programmed/erased. The tester san all the WLs and BLs of the
array programming/erasing the memory following this sheme. After the appliation of
the pattern, all the ells are read and the orretness of the deoding sheme is veried.
A setor erase operation is initially applied on a fresh devie to erase all the entire
matrix. Subsequently, a diagonal program pattern is used to program the ells on the
main diagonal of the memory setor (BL index equal to the WL index). The remaining
ells are left in the erased state. Figure 5-22 shows in olour the IO urrents of all the ells
read after the diagonal program pattern appliation. Eah point in the image orresponds
to a spei ell, with olour amplitude oding. Higher urrents are indiated in white and
orrespond to erased ells. Programmed devies show no urrent ow and are represented
in blak. The left Figure is divided in two parts representing the two memory sub-setors.
The main diagonal is shown starting from the middle of the plot, due to the logial ordering
of the BLs. The right image shows a zoom of the rst 64x64 ells, where the ells in the
diagonal have been orretly programmed.
Figure 5-22  Measured urrent versus BL and WL indexes for all the ash ells in the 40KB memory
setor after the appliation of a diagonal pattern. Erased devies show high drain urrents and are
indiated in yellow. Good uniformity is obtained. On the right, a limited range of 64x64 devies is
represented.
The good uniformity in the measured urrent of erased devies is also onrmed for
other patterns. In Figure 5-23 the entire setor has been erased and programmed with
a heker-board pattern. The read urrent is then measured for all the devies. In (a),
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an address range of 64x64 ells is indiated while in (b) a random position is taken in the
address range, and 128x128 ells are shown. In () the distribution of the measured urrents
is shown. The Gaussian distribution indiates higher mean with respet to Figure 5-19.
This is due to the fat that the ondutive ells have undergone two erase proedures and
are onsequently over-erased. During read operation, the unseleted WLs have been biased
at -2V to avoid leakage eets on the read urrents.
Figure 5-23  Measured urrent versus BL and WL indexes for a 64x64 portion (a) and 128x128 portion
(b) of the memory setor after the appliation of a hekerboard pattern. In (), the distribution of
the measured read urrent for the erased devies is presented.
Subsequently, after a new setor erase sequene, the setor is programmed with the IO
stripe pattern; results are presented in Figure 5-24. Only IOs with odd index have been
programmed. Sine the BL range is divided in 10 bloks of 64 ells per IO, blak stripes
orresponding to the programmed devies are identied. The urrent of over-erased devies
is further inreased.
Figure 5-25 illustrates the two dierent urrent distributions that are found for the
erased state. The distribution inside the blue box indiates the ells whih have undergone
a reent program sequene and only a single erase after it. The ells of this distribution
are represented by the yellow/red ells in (a) and orrespond to the programmed devies in
Figure 5-23(a). The ells that belong to the distribution inside the red box are overerased
and highlighted in () in yellow/red. They orrespond to the bright spots in Figure 5-23(a)
and have high read urrents.
Word stripe and inverse word stripe patterns have also been tested by programming
alternated WLs. Results in Figure 5-26 still indiate the presene of both the IO stripe
pattern and hekerboard patterns. The double Gaussian distribution appears less pro-
nouned as less ells are in an over-erased state. After this sequene, the inverse WL stripe
pattern preeded by a setor-erase is applied. The WL stripe patterns onseutively ap-
plied yle all the ells of the memory array and restore the Gaussian distribution of erased
ells (Figure 5-27).
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Figure 5-24  Same setup as Figure 5-22 but after the appliation of the IO stripe pattern.
Figure 5-25  Detail of the ell urrent for the rst 85x85 devies after the appliation of the IO stripe
pattern. In (b), the urrent distribution over the entire setor indiates the presene of two erased
states. Some ells, in partiular those whih have not been programmed with the heker-board and
diagonal patterns, have been erased several times in the previous testing sequenes and present muh
higher urrents (red ells in ()). On the other hand, the devies orresponding to (a) and in blue have
been erased only one after the last programming sequene. This eet is onrmed by the fat that
both the distributions follow a omplementary heker-board pattern.
5.4 Conlusion
In this hapter, the appliations of the NVM-SPICE model to IC memory design have
been desribed fousing on the evaluation of the program/erase performane metris and
on pulse analysis. In partiular, several gure of merits have been evaluated as a funtion
of the applied pulse onguration to show the model apabilities in assessing performane
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Figure 5-26  Same setup as Figure 5-22, but after the appliation of the WL stripe pattern program-
ming one entire WL over two. In (b) a limited set of ells in the matrix is shown. The IO stripe pattern
is still reognizable in the over-erased devies and is highlighted in the double Gaussian distribution in
().
Figure 5-27  Same setup as Figure 5-22 but programming with the inverse WL stripe pattern. The
distribution in () is minimally skewed due to residual history eets.
tradeos for NVM design. Additionally, a methodology for pulse onguration extration is
established to improve ell performane depending on the applied biases. A 40KB memory
setor has been designed, integrated and haraterized. Compat parametri models for
the BLs and WLs have been dened and an be used together with NVM-SPICE for
deoder load and performane evaluation. HV iruit bloks inluding HV swithes, level
shifters and deoder have been desribed. The modes of operation are detailed, fousing
on the read, program and erase sequenes for address deoding and pulse appliation.
Finally, haraterization and testing results are reported to illustrate the funtionality of
the memory setor in the dierent operating regimes and for several test patterns.
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Conlusion and outlook
Summary of the work
In this thesis, a omplete and eient design-oriented modelling methodology for ash
memory devies has been presented. It inludes an investigation of devie eletrostatis
and harge trapping eets using numerial approahes, the formulation of a ompat
model for the ash devie inluding key elements to simulate DC, transient and parasiti
eets, and its appliation to IC memory design.
The ash memory devie has been analysed by the means of TCAD modelling and the
role of intra ell ouplings investigated in detail. The dependene of the oupling oeients
on bias voltages and geometrial dimensions of the ell has been extrated with 2D and 3D
simulations. Short-hannel eets and the impat of veloity saturation on the harateris-
tis of ultra-saled devies have been highlighted. Furthermore, 3D AC analysis permitted
the formulation and validation of an analytial model for the ontrol gate-oating gate
ONO apaitane, whih is salable along all the physial dimensions of the devie. Using
the harge balane paradigm, a omplete surfae potential-based ompat model for the
ash memory ell has been developed. The model takes into aount the bias dependenies
of the oupling oeients to aurately ompute the oating gate potential voltage in the
ell and to reprodue the eletrostatis of the devie. Compat transient models validated
on a general TCAD approah are used to reprodue the threshold voltage variation as a
funtion of time during program and erase operation. The design and integration of ash
test-strutures in 65nm NOR tehnology and their omplete haraterization permitted
the extration of the model parameters in all operating onditions and demonstrated the
exellent orrelation between measurements and model simulation results.
The investigation of parasiti eets linked with devie degradation and endurane
required more attentive physial investigations. In partiular, the eets of interfae and
oxide defets in CMOS oxides have been analysed with a multiphonon-assisted harge
trapping approah, in AC, DC and transient regimes. The auray of the approah
relies using a rigorous self-onsistent alulation of the devie eletrostatis and permitted
to extrat trap onentration proles for dierent stress onditions. A novel impedane
model taking into aount harge trapping eets in CMOS dieletris permits to analyse
the frequeny response of the defets with respet to apaitane and ondutane urves.
The impat of streth-out eets on the harateristis and oxide leakage by trap assisted
tunneling are also investigated. Transient eets have been analysed ritiizing the trap
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equilibrium model adopted in AC. Charge pumping simulations are used to validate the
approah in transient.
Parasiti eets have been subsequently added in the ompat model of the ash devie.
The eets of devie degradation have been deoupled separating the ontribution on the
eletrostatis in DC read mode, and the redution of program eieny in transient regime.
This permitted to develop an empirial approah for the simulation of devie aging and
degradation. Furthermore, omplementary eets, suh as BL disturb, devie ross-talk
and proess variability, have been added to the ompat model.
From a memory design perspetive, the SPICE model has been integrated in a 65nm
design kit for embedded low power CMOS. The model has been used to analyze ell perfor-
manes in read and program/erase operations. In partiular, parametri analysis has been
used to evaluate the performanes of the ell in program operation, taking into aount
several gures of merit. Parametri ells for entire BLs and WLs have been developed and
an be used to evaluate the load of the deoder drivers. Finally, a 40KB memory testhip
for Smart Card appliations has been designed, integrated and funtionally tested in all
the regimes of operations.
Sienti ontribution
The adopted numerial and ompat modeling methodology addresses several points of
signiant sienti interest mainly foused in the rst part of this work. In this work, the
point of highest theoretial interest relies on the numerial Poisson-Shrödinger solver de-
veloped for the investigation of advaned CMOS tehnologies and fully detailed in Annex C.
The model an be applied to evaluate the performanes of a broad range of CMOS devies
(from MOSFET strutures to HKMG FD-SOI devies). The eets of heterostruture
omposition, interfaial layers, material band strutures and strain on devie eletrostatis
and tunneling urrents an be analyzed. A key element of the solver onsists of the multi-
phonon harge trapping model whih has been applied to the analysis of the properties and
the eets of the defets on MOSFET oxide staks. Based on an aurate determination
of the harge apture/emittion time onstants in the oxide depth and as a funtion of the
trap energy, the multiphonon-assisted harge trapping phenomena in DC, AC and transient
regimes have been investigated. The novel impedane model rigorously takes into aount
the frequeny, bias and temperature dependenies of the harateristis after a wide range
of stress onditions. The interest in this ase is also reinfored by the apability to investi-
gate the regions of the dieletris that ould be haraterized in the CGV analysis, harge
pumping haraterization and trap-assisted tunneling.
Conerning ash modeling, 3D TCAD analysis permitted the formulation of a novel
and highly salable model for the ONO apaitor, ontrolling the oupling of the ell
and performanes for all onditions of operation. The role of harge sharing, aurate
overlap and fringing apaitane alulation and veloity saturation eets on the oupling
oeients permitted to investigate their bias and saling dependenies. Finally, high
auray has been ahieved in DC and transient regimes over a large range of biases for all
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standard operating regimes. A rigorous model based on NEGF has been used to analyse
the barrier transpareny and provides an exellent referene for other numerial or ompat
approahes.
The simulation of parasiti and long-term eets exploits empirial models built on
onsiderations from numerial simulations. For devie ageing, a novel methodology to
separate the eets of degradation and distinguish the impat on the eletrostatis and the
program/erase eieny variations, has been formulated and established. The approah
reinfores the understanding of the harge trapping phenomena in ash devies. Correlation
has been found between post-stress parameter measurements of the equivalent transistor
devie and of the oating gate ell. A novel empirial solution has been formulated, whih is
able to reprodue disturb eets on the ells in a wide range of stresses and bias onditions.
Industrial value and appliations
The importane of this work in industry extends to various elds of tehnology development
and IC design. The PS modelling tool has been adopted by STMiroeletronis to evaluate
the performanes of advaned CMOS tehnologies below the 32nm node. The tool permits
to eiently investigate new devie strutures, the impat of tehnology boosters on rit-
ial parameters (inversion apaitane, mobility, eetive thikness, et.) that determine
strategial tehnology development. Speially, within the STMiroeletronis-IBM joint
projet on eNVM 65nm tehnologies, proess integration and TCAD teams adopted the
model to understand physial mehanisms underlying degradation and proess/struture
optimization to redue devie ageing. Several features of the modeling tool ould be also
applied to the validation of numerial models inluded in standard ommerial TCAD
tools. The ommuniation and ollaboration between reliability, haraterization, proess
integration and TCAD teams have been strongly improved, with a radially novel and
physial perspetive on defet understanding and haraterization methodology.
TCAD modeling of ash devies and the analysis of oupling eets led to the devel-
opment of simulation deks presently adopted by the modeling teams to support proess
integration. The isolation of saling eets on ell ouplings an be used to dene a physial
modeling and optimization methodology.
The major ahievement in terms of industrial value onsists of the Verilog-A imple-
mentation of the ompat model NVM-SPICE for the fully omprehensive simulation of
oating-gate devies. The model has been integrated in a 65nm design kit and delivered to
IC designers in IBM and STMiroeletronis. The Verilog-A solution permits the ode to
be portable and ompatible with dierent SPICE simulators. Appliations of this model
are quite relevant, as the designers not only an evaluate the ell harateristis in stati DC
regime (read onditions), but an also analyse the devie performanes in program/erase
operation. This grants the possibility to resolve trade-os in all the regimes of operations
and apply programming/erasing algorithms to aurately ontrol the nal Vth distribution
of the devie. Two patent dislosures have been submitted using the ompat model to
nd solutions for Vth distribution narrowing and program/erase performane optimization.
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Statistial distributions and proess orner simulations an be adopted for variability and
simulation of the ell in worstase onditions. Although the solutions to model disturb and
ageing eets are presently empirial approahes, they an be adopted for the assessment
of ritial trade-os in appliations in harsh environments.
The design, integration and testing of the 40KB memory testhip for Smart Card ap-
pliations allowed to demonstrate the diret appliation of the model in IC memory design.
BL and WL models are valuable to avoid handling long SPICE simulations and permitting
the sizing of deoder last stage drivers. Considerations on the power onsumption of the
ell in CHEI regime permit a more attentive optimization of the devie in program. The
testhip is presently used to evaluate the ell performanes in the matrix environment and
the degradation of the surrounding HV iruitry.
Outlook and perspetives
This work opens several perspetives and future outlooks over a wide range of modeling
domains. Conerning numerial modeling, the developed PS solver ould be extended to
support 2D and 3D simulations of omplete devies. The 1D slies indeed inlude ideal
transport onditions aross the dieletri, taking into aount both TAT and diret tun-
neling omponents. A pseudo-2D Shrödinger approah ould be adopted, simulating the
devie in transversal slies and omputing the harge distribution. A nite dierene solver
an be used for the solution of the Poisson equation in 2D. Using full-band struture mo-
dels, eort is urrently undergoing to evaluate the arrier mobility with a rigorous physial
Kubo-Greenwood approah. Surfae sattering, optial/aoustial phonon sattering and
Coulomb sattering ontributions ould be taken into aount to analyze the mobility de-
pendene with respet to the eletrial eld. Another feature that makes use of the harge
trapping model onsists of remote Coulomb eets to analyse mobility redution due to de-
fets at the interfaes. The multiphonon-assisted harge trapping model an be extended
introduing metastate defet transitions or strutural relaxation after apture events or
during reovery. The reation of the defets ould be modeled as well introduing defet
reations models. From an appliation perspetives, investigations are undergoing related
to omplex dieletri staks in sub 45nm tehnologies and onsidering new devie arhite-
tures. The model is also being validated on single defet analysis experiments to assess
probed regions with this tehnique and evaluate the trap apture/emission rates by reverse
modeling.
Conerning the NVM-SPICE model, although Verilog-A implementation is portable on
most of ommerial SPICE simulators, a general C-based solution should be developed to
further improve omputational eieny. This proess and the model integration in the
simulation engine is normally performed by EDA software vendors and requires the model
ode to be shared to the ommunity. Furthermore, a request to the Compat Modeling
Counil for its adoption as industrial standard for the ash memory ell ould be proposed.
Non-loal approahes for CHEI ould be investigated using more omputationally intensive
MC simulations. While disturb, CHEI and endurane models ould be improved in terms of
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voltage and dimension salability, it is expeted that new features will be also introdued in
future ash tehnologies. For instane, devie and tehnology saling requires the redution
of the thikness of the oxide tunneling layers that auses both retention and endurane
issues. Therefore, models for these two aspets need to be revised in future tehnology
nodes. The ONO dieletri stak ould also be replaed by HighK materials to improve the
oupling; gate disturb eets and TAT leakage through the ONO stak represent serious
issues for retention. Therefore, with the ontinuous salability of ash devies down to
32nm and 22nm tehnology nodes, new model solutions should be taken into aount,
aounting for quantum eets and devie reliability.
The market of NVM and speially ash memory appears inreasing and novel on-
sumer eletroni devies emerge regularly. Following the market demands as well as Moore's
law, industry develops ash memory in ultra deep submiron nodes in a short amount of
time. Advaned modeling methodologies must be developed to respond to the onsumer
and manufaturers needs for performant ash memory devies in terms of integration den-
sity, tehnology and design eieny, data safety, reliability, et. They should be able to
reprodue physial eets and their impat at design level in a ompat and simulation-
eient manner. This thesis aims at ontributing towards this ambitious and important
goal.
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Appendix A
Surfae-potential based models for
MOSFETs
A.1 Surfae potential analytial alulation
We reall from Chapter 2 the surfae potential equation at position y along the hannel:
(VFB − Vfb − ψS(y))2 = γ2ψT
(
e
−ψS(y)
ψT +
ψS(y)
ψT
− 1+
+e
− 2ψF
ψT
(
e
ψS (y)−VC(y)
ψT − ψS(y)
ψT
− 1
))
, (A.1)
The harge sheet model approximation introdued by Brews [17℄ and reprised by Tsi-
vidis [272℄ is applied, alulating the surfae potential only at the soure and at the drain
loations. The drain urrent is thus given by:
IDS = µ
W
L
COX [F (L)− F (0)], (A.2)
where µ indiates the arrier mobility in the hannel and F (y) is a funtion of the surfae
potential [272℄ expressed as:
F (y) = (VFB − Vfb − ψS(y))ψS(y)− ψTψS(y)− ψTγ
√
ψS(y)− ψT
−1
2
ψS(y)
2 − 2
3
γ(ψS(y)− ψT ) 32 , (A.3)
Closed form expressions of the surfae potential have also been derived and are in use
in most of ompat surfae potential-based models [28,108,273,274℄. In partiular, Eq. 2.1
an be redued to:
(VFB − Vfb − uψT )2 = γ2ψTH(u), (A.4)
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where u = ψS/ψT , and taking H(u) as:
H(u) = e−u + u− 1, (A.5)
While this approximation is well suitable in the majority of operating onditions, ompat
approahes require that ontinuity is preserved for all the bias onditions. Industrial surfae
potential ompat models integrate a dierent expression for the funtion H(u) valid also
at at-band onditions [109,275℄ (ψS = 0), where the traditional approahes fae diulties
and the equation is ill-onditioned. In this view, the funtion takes the form of:
H(u) = e−u + u− 1 + 2∆n(sinh(u)− u), (A.6)
where ∆n = e
−(2ψF+VC)/ψT
. Indeed, this form does not aet the numerial alulation
of ψS and permits the alulation also at at band where the onditioning is valid, i.e.
(∂ψS/∂VFB)VFB=Vfb = 0. Analytial solutions based on Taylor series approximation are
ommonly adopted to solve this equation in losed form [28, 109℄.
A.2 Intrinsi harges alulation
In semi-analytial approahes where ψS(y) is solved at eah position in the hannel, the
gate qg(y), bulk qb(y) and inversion qi(y) harge densities at position y in the hannel are
obtained using:
qg(y) = sgn(ψS)γCOX
√
ψT e
−ψS
ψT + ψS − ψT + e
−2ψF
ψT
(
ψT e
ψS− VCψT − ψS − ψT e−
VC
ψT
)
,
qb(y) = −sgn(ψS)γCOX
√
ψS + ψT (e−ψSψT − 1),
qi(y) = −qg(y)− qb(y), (A.7)
where numerial integration over the hannel length is performed to obtain the total ter-
minal harge. Notie that the determination of the total gate harge QG is of ritial
importane as it is used in the harge balane equation for the impliit alulation of VFB.
In a harge-sheet model, losed-form expressions for the terminal harges an be ob-
tained, alulating the harges diretly with [123℄:
QB = −COX γ(A(VFB − Vfb)− γB − C)
VFB − Vfb − B − γA ,
QG = COX
(VFB − Vfb)(VFB − Vfb − 2B − γA) +D + γC
VFB − Vfb − B − γA ,
QI = (−QB −QG), (A.8)
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in whih the oeients:
A =
2
3
ψS(0) +
√
ψS(0)ψS(L) + ψS(L)√
ψS(0) +
√
ψS(L)
,
B =
ψS(0) + ψS(L)
2
,
C =
2
5
ψS(0)
2 + ψS(0)
1.5
√
ψS(L) + ψS(0)ψS(L) +
√
ψS(0)ψS(L)
1.5 + ψS(L)
2√
ψS(0) +
√
ψS(L)
,
D =
1
3
(ψS(0)
2 + ψS(0)ψS(L) + ψS(L)
2), (A.9)
are expressed in losed form from the surfae potentials at the soure ψS(0) and the drain
ψS(L).
In ompat surfae potential-based approahes simpler expressions are found. A om-
mon solution adopts the Symmetri Linearization Method (SLM) for the linearization of
the bulk harge as a funtion of the voltage drop in the hannel or as a funtion of ψS [276℄.
The bulk harge an thus be written as:
qb(y) = −γCOX
[√
ψ0 − ψT + αb(ψS(y)− ψ0)
]
, (A.10)
where ψ0 is the referene surfae potential at a spei point in the hannel and αb repre-
sents the linearization oeient. While several hoies ould be made for ψ0 and αb, the
sheme adopted in surfae potential based ompat models [109℄ imposes:
ψ0 ≡ ψm = ψS(0) + ψS(L)
2
,
αb ≡ ∂qb
∂ψS
∣∣∣
ψS=ψm
, (A.11)
A linearized expression an be found also for the inversion harge qi(y) assuming:
qi(y) = COX(qim + αm(ψS(y)− ψm)), (A.12)
and having αm = 1 +
γ
2
√
ψm−ψT . The midpoint inversion harge normalized over COX is
obtained with:
qim = − γψT∆(ψm, VCm)√
ψm − ψT + ψT∆(ψm, VCm) +
√
ψm − ψT
, (A.13)
where VCm denotes the imref splitting at midpoint and:
∆(ψS , VC) = exp
[
ψS − 2ψF − VC
ψT
]
. (A.14)
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This latter quantity an be determined analytially solving Eq. A.1:
∆(ψm, VCm) =
1
2
[∆(ψS(0), VC(0))] + ∆(ψS(L), VC(L))]− ψ
4γ2ψT
, (A.15)
being ψ = ψS(L) − ψS(0). Applying the Ward-Dutton partitioning sheme [277℄ and
integrating along the length, the losed-form expressions of the terminal harges as a
funtion of the inversion harge at the midpoint are obtained:
QG = COX
(
−qim + γ
√
ψm − ψT + ψ
2
12H
)
,
QB = COX
(
−γ
√
ψm − ψT − (1− αm)ψ
2
12H
)
,
QD =
1
2
COX
[
qim +
αmψ
6
(
1− ψ
2H
− ψ
2
20H2
)]
,
QS = (−QG −QD −QB),
QI = QS +QD, (A.16)
onsidering H = ψT − qimαm . The expression of the drain-soure urrent IDS beomes:
IDS =
W
L
µCOX(qim − αmψT ) (A.17)
A.3 Mobility eets
The inrease of eletri eld in advaned devies auses arrier sattering to beome more
and more probable at the Si/SiO2 interfae. Carrier mobility in the inversion layer is
negatively aeted by this phenomenon. Two eets are usually onsidered when modeling
the mobility degradation, separating the dependene on normal elds (mobility redution)
and the dependene on lateral elds (veloity saturation) [122℄.
With the saling down of MOSFET dimensions, quantum onnement strongly in-
reases. Quantum-mehanial self-onsistent approahes identied the inrease of spaing
between the sub-bands in band valleys as the main responsible of mobility redution with
the inrease of the vertial eld [278,279℄. However, suh models require a large omputa-
tional eort and therefore semi-empirial solutions should be investigated for adaptability
in SPICE simulators.
Having alulated the harge density in the spae-harge region qbm and the inversion
harge qim in the middle of the hannel, the vertial eletrial eld responsible of mobility
redution is determined with:
Feff =
qbm + ηqim
ǫSi
, (A.18)
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where η = 1/2 for eletrons [280℄. Three mehanisms should be onsidered in analyzing the
role of sattering at the Si/SiO2 interfae. Coulomb sattering mehanism is dominant in
subthreshold regime and is due to Coulomb repulsion with harged sites at the oxide inter-
fae. The mobility redution fator by Coulomb sattering µcs is thus proportional to the
inversion harge and inversely proportional to the substrate doping sine arrier sreening
in high doped surfaes prevents mobility degradation. Phonon sattering results from the
eets of quantum vibrations of the rystal lattie and, experimentally, it an be seen that
it implies a mobility fator µph ∝ F−1/3eff . Finally, sattering due to surfae roughness is
a dominant phenomena in strong inversion onditions where the arrier distane from the
interfae determines the mobility variation. In suh a ase, for eletrons one has µsr ∝ F−2eff .
The three ontributions are ommonly taken into aount using Matthiessen's rule [280℄,
with the eetive mobility µ alulated as:
1
µ
=
1
µ0
+
1
µcs
+
1
µph
+
1
µsr
, (A.19)
More ompat approahes exist [280℄, where semi-empirial parameters are introdued
to model the dependenies on the vertial eld and provide parameter extration exibility:
µ =
µ0
1 + (MeuFeff)The + CSq
2
bm/(qbm + qim)
2 +GR
, (A.20)
being µ0 the low-eld mobility and the parameters Meu and The empirial fators for the
mobility degradation aused by surfae roughness and phonon sattering of the eetive
vertial eld. The fator CS is introdued to model Coulomb sattering mehanisms. The
fator µx desribes non-universality eets and also empirially aounts for nonuniform
doping. The term GR = µ0 · (W/L) · qim · RS aounts for the series resistane RS.
The arriers' drift veloity v in the hannel saturates at high lateral elds reahing the
value vsat. To model this behavior, semi-empirial models are introdued, determining v
with:
v =
µ · ∂ψS
∂y√
1 +
(
µ
vsat
· ψS
∂y
)2 , (A.21)
where the lateral eld is given by Flat = −ψS∂y . The expression of the drain-soure urrent
in Eq. A.17 is thus modied with:
IDS =
W
L
µ
Gvsat
COX(qim − αmψT ). (A.22)
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The fator Gvsat is numerially expressed with:
Gvsat =
Gmob
L
∫ L
0
√
1 +
(
µ
vsat
· ψS
∂y
)2
dy (A.23)
or analytially, assuming that the lateral eletri eld inreases linearly along the hannel
and obtaining:
Gvsat =
Gmob
2
[√
1 + Γ2 +
ln(Γ +
√
1 + Γ2)
Γ
]
,
Γ =
2Θsatψ√
Gmob
, (A.24)
where Φsat = µ0/(vsatL).
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NVMSPICE model extration
The parameter extration methodology follows a series of AC, DC and transient measure-
ments where the devie is fully haraterized. In partiular, the approah requires:
(i) alibration of the model of the equivalent transistor devie in AC based on CGB and
CGC apaitane measurements;
(ii) alibration of the model of the equivalent transistor devie in DC onditions, based
on IDS(VCS = VFS, VBS) urves in linear and saturation regimes;
(iii) alibration of the model of the equivalent transistor devie in DC onditions, based
on IDS(VDS, VCS = VFS) urves and on IDS(VCS = VFS, VDS) urves in saturation;
(iv) alibration of the model of extrinsi eets in the equivalent transistor devie, inlud-
ing gate leakage IGB(VCS = VFS), diode apaitane and leakage, gate-indued-drain-
leakage (GIDL) on IDS(VDB) and weak-avalanhe urrent on IB(VDS);
(v) alibration of the DC model for the ash devie, enabling the ONO apaitane model
and CBM, and extrating from IDS(VCS = VFS) urves in read onditions, for erased
and programmed states;
(vi) alibration of the transient erase model for the ash devie, using transient Vth(t, VCS =
VFS) dynamis starting from the programmed state;
(vii) alibration of the transient program model for the ash devie, using transient
Vth(t, VCS = VFS, VDS) dynamis starting from the erased state;
(viii) alibration of the disturb model for the ash devie, using transient Vth(t, VCB, VDB)
dynamis;
(ix ) alibration of the endurane model for the ash devie under worst ase onditions;
(x ) denition of proess orner and statistial variations from tehnology targets or sta-
tistial analysis.
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Appendix C
Advaned physis in
ultrasaled devies with UTOXPP
solver
C.1 Introdution
The downsaling of MOSFET dimensions has been a very suessful proess in improving
the performanes of CMOS devies as more and more aggressive ITRS requirements are
targeted. Conventional saling down of MOSFET dimensions faes physial and eonomial
limits. The performanes of novel solutions suh as high-K dieletris, mehanial strain
and substrate orientation, or alternative devie strutures, suh as fully depleted SOI
devies, should be evaluated within the perspetive of an industrial integration. The eets
of these tehnologial boosters on hannel mobility and gate leakage have to be learly
quantied.
Tehnology Computer-Aided Design (TCAD) refers to the use of omputer simulations
to develop and optimize semiondutor devies. In state-of-the-art ommerial TCAD
devie simulators [104℄, quantum eets are aounted for using the Density Gradient
approximation, that well applies to traditional bulk devies, but risk of being inaurate
for advaned devies suh as SOI strutures. Moreover, emerging materials signiantly
hallenge the onventional TCAD tools due to the lak of appropriate empirial model
parameters alibration.
Among the new tehnologial boosters of advaned devies, it is now well established
that applied mehanial strain and hannel orientation in substrate engineering an signif-
iantly improve arrier mobility. Moreover, alternative arhitetures, suh as multi-gate
MOSFETs and Fully-Depleted Silion-On-Insulator (FD-SOI) devies are emerging. In
addition, new materials and proess steps need to be added to the manufaturing proess
ow at every new tehnologial node, to be able to ahieve the objetives of the ITRS
roadmap.
A suessful modeling approah should ombine onventional TCAD simulation tools
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with physially-based models. The investigation of physial phenomena and the alibration
of empirial models implemented in ommerial TCAD tools an be performed in this view.
In response to the industrial need, new physially-based models have been developed in the
aademi world. However, their appliation to industrial environment is rarely eetive
due to their limited versatility, portability, support and user-friendly interfaes.
In this work, a new TCAD modeling tool is proposed for the investigation of advaned
quantum eets, band struture models, quantum tunneling and multiphonon-assisted
harge trapping (Setion C.2). In Setion C.3 ase studies and model appliations are
provided. The model is presented also in [228, 281℄.
C.2 Model overview
State-of-the-art physially-based models featuring advaned tunneling models, band stru-
ture eets, and mobility alulation have been implemented into a 1D full band Poisson -
Shrödinger solver named UTOXPP.
In Figure C-1, the features of the modeling tool are presented. The ore of the model
is represented by a 1D Poisson-Shrödinger solver. Full-band k.p and multi-band EMA
models are used to alulate the material bandstruture of up to six dierent materials [282,
283℄. This makes possible the investigation of heterostruture and strain eets present in
modern devies and nanosale tehnologies. The user has the possibility of alibrating the
material parameters on more rigorous simulations, and a spei set of eletrial and band
struture parameters has been extrated from ab-initio studies for the ommon materials
adopted in CMOS. In the full band models, the oxides have been treated as pseudo zin-
blende materials, adjusting the model parameters to math the band struture obtained
from rst priniples [153, 284℄.
Semilassial WKB and quantum tunneling models have been integrated for the al-
ulation of the tunneling urrent through oxide staks. An aurate determination of the
barrier transmission in omplex staks requires the use of inelasti Non Equilibrium Green
Funtion (NEGF) tehniques [128℄, while a semi-analytial approah based on the WKB
approximation an be adopted for simpler barriers [285℄. A multiphonon-assisted non
radiative trapping model has also been inluded and permits to aurately alulate the re-
sponse of interfae and oxide defets after eletrial stress and extrat the trap distribution
in oxide layers [228℄.
The tool is used for DC, AC and transient analysis on CMOS devies. Additional opti-
mization features inlude harge prediation tehniques to improve numerial onvergene
and redue the simulation time on multiore CPU lusters. Multi-threading apabilities
and job sheduling have also been inluded. For ash memory devies, UTOXPP inludes
a Newthon-Raphson approah to solve the harge balane equation on the oating gate
node [9℄.
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Figure C-1  Building bloks of UTOXPP.
C.3 Case studies
C.3.1 Eletrostatis in strained High-K Metal gate tehnology
The ontinuous tehnology improvements implying the redution of devie size to nanosale
dimensions requires a deep understanding and modeling of nano-sale proesses. When
omplex heterostrutures inluding strained layers are introdued in the devie, under-
standing nanosale physial mehanisms and providing aurate preditions beomes rit-
ial for reduing tehnology development osts and improving produt yield. All these
properties are ombined in modern devies, where the presene of atomi layers at the in-
terfaes between dierent materials is beoming more and more important for ontrolling
tunneling leakage urrents and dissipated devie power.
The models required for the investigations of suh omplex devies are based on rst
priniples alulations and they are apable of reproduing band struture eets without
tting parameters. However, they are known to be limited to maro-ells with few (∼ 100)
atoms and thus they are not suitable for reproduing the eletrostatis of the nanodevie.
On the other hand, simpler and faster models based on eetive mass approximations
(EMA) an lak of auray or salability, if a orret alibration methodology is not
performed. The aggressive oxide saling, the introdution of High-K oxidestaks and
mehanial strain have further inreased the interest of models taking into aount the role
and the impat of material band struture and interfaial layers (IL) eets formed at the
SiO2/Si interfae on eletrial harateristis [223℄.
In this setion, the impat of band struture and interfaial layers on eletrial hara-
teristis have been studied using selfonsistent 1D Poissonk.pShrödinger (PS) simula-
tions. The importane of having aurately alibrated EMA models has been demonstrated,
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taking into aount quantum and band struture eets for the simulation of omplex het-
erostrutures. The test strutures and the model validation methodology are desribed; in
Setion (i), band struture eets and the impat of strain in the strutures are disussed,
omparing model results with rst priniples simulations for extrating ritial simulation
parameters. In addition, the preditions of UTOXPP have been ompared to 2D TCAD
simulations. This study is reported in [228℄.
Both Metal/HK/P-Well and Metal/HK/N-Well devies have been integrated and har-
aterized using a HP4284A LCR-meter for oxide apaitane measurements. The staks
are omposed by TiN, HfO2 and SiO2 oxide over Si. Two dierent sets of oxide staks have
been studied varying the thikness of the SiO2 layer (physial thiknesses tSiO2 measured
with ellipsometry ranging from 20Å to 35Å). The model has also been validated in the pres-
ene of a highlystrained layer (SL) using Si as a buer in HighK/N-Well devies. Typial
omparisons with exellent mathing between measurements and simulations are shown in
Figures C-2 and C-3 for dierent oxide staks. In both the ases, a 5Å-thik IL has been
modeled at the Si/SiO2 interfae, with a gradual linear variation of all the eletrial and
physial properties of the material. Figure C-2 also shows the omparison with 2D TCAD
simulations, where quantum, band struture and IL eets are taken into aount using a
semi-empirial model (density gradient alibration).
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Figure C-2  C-V urves
on HighK/P-well (a) and
HighK/N-well (b) strutures
with oxide stak having
tSiO2 > 35 Å(symbols: full
band k.p model, dashed line:
TCAD simulation using den-
sity gradient model, ontin-
uous line: measurements).
The 5Å-thik interfaial layer
has been modelled at the
interfae between SiO2 and
the substrate for both the de-
vies.
(i) Band struture eets
Among the eets governing the eletrostatis of the devies, the impat of band struture
models of both the oxide and the semiondutor have been studied. The investigation of
these eets has been arried out using the CV harateristi of the HighK/Nwell devie
shown in Figure C-3(b) as a referene.
Two advaned full band (FB) models (sp3d5s* tight binding (TB) model of [286℄ and
30-bands k.p model from [283℄) are ompared to simpler tehniques based on multi band
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Figure C-3  C-V urves
on HighK/Pwell (a) and
HighK/Nwel (b) strutures
with oxide stak having
tSiO2 < 20 Å(symbols: full
band k.p model, line: mea-
surements). The 5Å-thik in-
terfaial layer has been mod-
eled at the interfae between
SiO2 and the substrate.
models (MBM) based on EMA. Figure C-4 shows the good mathing ahieved on the band
diagram of SiO2 between the ab-initio, FB and EMA simulations. In the FB models, the
oxides have been treated as pseudo zin-blende materials, adjusting the model parameters
to math the band struture obtained from rst priniples [284℄, while for EMA an isotropi
eetive mass of mox = 0.57 for eletrons has been used. The importane of having
aurately alibrated EMA models relies in the redued omputational time of EMAmodels
with respet to FB models.
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Figure C-4  (a) Ab-initio band diagram of the SiO2 material modelled with a β-ristobalite struture,
FB k.p model results using a pseudo zin-blende struture and EMA model omparison. (b) The
relation between Si thikness and energy gap for k.p and alibrated EMA for a Si layer embedded in a
SiO2 buer.
Typial outputs of UTOXPP are presented in the following. Figures C-5(a-) show
the alulated silion band struture for h+ using a 6-band k.p model for dierent lattie
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orientations in a QW of 5nm surrounded by oxide layers. A 15-band k.p model has been
adopted for the alulation of the band struture of e− (Figure C-5(d)). These results
an be used for the extration of simpler band struture models suitable for ompat
approahes. EMA models have been alibrated in proximity of the onnement valleys Γ
and ∆ on the previously shown results. They are ommonly adopted for eletrial devie
simulations to redue the omputation eort (Figures C-5(e-f)). Additionally, strain eets
on the bands an be taken into aount and modeled in EMA and k.p using the Bir-Pikus
approah [283℄. The band strutures of unstrained/strained germanium alulated with
the 6-band k.p model are also shown in Figure C-6.
(c) h+ Si <111>(a) h+ Si <100> (b) h+ Si <110>
(e) EMA (ΓHH, ΓLH, ΓSO) (f) EMA (∆X, ∆Z)(d) e- Si <100>
Figure C-5  (a-) Calulated silion band strutures for h+ for dierent lattie orientations using the
full band k.p model. In (d), silion band struture alulated for e− taking into aount 30 bands
with the full band k.p model. In (e-f), band strutures of the ∆ and Γ valleys in the eetive mass
approximation. All the strutures have been alulated onsidering a 5nm SiO2/Si/SiO2 quantum well
The results on the devie eletrostatis of the two advaned models are ompared to
simpler 6-band k.p and 3-band EMA models (aounting for HH, SO, LH Γ-bands or ∆X ,
∆Y and ∆Z bands for eletrons and holes respetively). Figure C-7(a) shows a omparison
between C-V urves simulated in aumulation with a 15-band k.p and a 3-band EMA
model for eletrons, aounting for strain, heterostruture eets and mass variations [153℄.
A gradual 5Å-thik interfaial layer is modeled at the SiO2/Si interfae. The importane
of modeling band deformation due to strain eets has been justied showing the large
dierenes indued on the CV urve when the strain ontribution is removed. Indeed, due
to the presene of strain, heterostruture and interfae properties, ∆X and ∆Y eletrons
exhibit a large band oset, with respet to the arriers in the ∆Z valley whih remain
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(a) h+ Ge (b) h+ strained Ge
Figure C-6  Germanium band strutures alulated using the 6 bands k.p model for h+ for unstrained
(a) and biaxially-strained (b) material.
onned in the buer. Figure C-7(b) shows the impat of FB models and strain on the
aumulation harge and on the potential. Also in this ase, a good alignment of the three
models has been obtained.
0.5 1 1.50
0.5
1
1.5
2
Applied voltage [V]
G
at
e 
ca
pa
cit
an
ce
 [a
.u.
]
k.p15
model
EMA
model
Unstrained
EMA model
(a)
0.5 1 1.5
x 10−8
−5
−4
−3
−2
−1
0
x 1019
Depth [a.u.]
Ch
ar
ge
 [a
.u.
]
0.5 1 1.5
x 10−8
0
0.2
0.4
0.6
Depth [a.u.]
Po
te
nt
ia
l [V
]
k.p15
model
EMA
model
(b)
Unstrained
EMA model
Figure C-7  (a) C-V urves omparing a 3-band EMA model and a full band 15-k.p model for eletrons
in aumulation for the devie shown in Figure C-3(b). In the inset, ondution and valene bands
at V = VFB . The urve is also ompared to simulations on a devie where the strain is not taken
into aount and important hanges are observed. (b) Aumulation harge on the same devie at
V = 1.85V , omparing the 15-k.p model with the 3-band EMA model on both strained and unstrained
devies.
In Figure C-8(a) the band struture obtained with full band k.p is ompared to the one
used for 3-band EMA. Also shown in Figure C-8(b) is the behavior of the wavefuntion
penetration into the oxide layer orresponding to the rst level of energy of the arriers.
The good alignment ahieved for the three models, inluding TB results, onrms the
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auray of the approah.
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Figure C-8  (a) Comparison between the band strutures used in 15-k.p and 3-band EMA used for
simulations in Figure C-3(b) with results from tight binding model in aumulation region. (b) The
same wavefuntion penetration has been obtained for all the models using the pseudo oxide band
struture model of Figure C-4.
Similar studies have been performed in inversion, omparing a 30-band k.p (aounting
for SO eet), a 6-band k.p and a 3-band EMA for holes onsidering all Γ-bands [287℄
and fousing on the inuene on apaitanes (Figure C-9), energy levels and waves (Fig-
ure C-10). In this ase a full meshing on K in reiproal spae is performed for the aurate
omputation of the inversion harge. In Figure C-9, an oxide mass value of 0.45m0 has
been used in the EMA model in order to amplify the small dierenes notieable between
the 30-k.p and EMA models after the ab-initio alibration. Smaller dierenes ould be
found with the tted value of 1.7m0 obtained from ab-initio alulations. Also in this ase
the impat of strain on the valene bands has been analyzed and modeled in EMA using
the analytial solution of the 6-k.p Bir-Pikus model at Γ [287℄. Due to the redued band
splitting of the Γ valleys in inversion, the SL has a negligible impat on the inversion harge
and has not been showed in the Figure.
(ii) Modeling of interfaial layers
The SiO2/Si interfae is modeled using a 5Å-thik interfaial layer region where the eletro
hemial properties of the material are linearly varying. The variations of the band stru-
ture parameters used in the Shrödinger solver are also taken into aount. Additionally
2D TCAD simulations have been performed using a ommerial simulation pakage [288℄
to assess the preditions of the models implemented in TCAD tools (Figure C-11(a)). The
density gradient model inluded in the simulation tool provides the ontrol over two tting
parameters γe and γh, used for modulating the variation of eletrons and holes Fermi lev-
els, respetively. Figure C-11(b) and C-11() show how the variation of the IL thikness
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Figure C-9  (a) C-V urves omparing a 3-band EMA model and a 30-k.p model (inluding a full
meshing on K in reiproal spae) for holes in inversion on the devie shown in Figure C-3(b). Ad-
ditionally, the inset shows the impat of strain in the layer on the valene band. (b) Comparison of
inversion harges alulated for two dierent bias voltages on the same devie at VG = −1.15V.
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Figure C-10  (a) Comparison between the band strutures obtained with 30-k.p, 3-band EMA and
sp3d5s* tight binding model in inversion region (VG = −1.15V ). (b) Wave funtion penetration in
the oxide region obtained with the 3 models. Also in this ase, to further illustrate the dierene with
EMA, mox = 0.45m0 has been used leading to a smaller penetration in the oxide.
(ranging from 5Å to 10Å on Si [223℄) is inuening both the apaitane and the inversion
harge, aeting the threshold voltage of the devie. It is worth mentioning that a simple
variation of dieletri permittivity or oxide thikness is not suient to math the full CV
urve for all the devies, sine the model preditions will eventually fail in the depletion
region.
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Figure C-11  (a) TCAD simulation results on devie shown in Figure C-2(a) using the density gradient
model both in aumulation and inversion regions. (b) 3-bands EMA simulation results on devie (a),
showing the apaitane variation in inversion when the IL thikness is hanged. () The physial
reason of the apaitane inrease with IL is due to the higher penetration of the wavefuntions in the
IL and in the oxide, onsequently inreasing the total inversion harge. The same eet an be seen in
aumulation. The inset shows how the band diagram is modied after the inlusion of a 5Å-thik IL.
C.3.2 The Non-Equilibrium Green Funtion Method applied to
III-V ompound strutures
(i) Formalism
One of the most general and rigorous devie modeling framework has been developed by
Keldysh in 1965 and is provided by the so alled non-equilibrium Green's funtion theory
(NEGF). The introdution of quantum devies that require a fully quantum mehanial
treatment, together with the reently available high omputational apabilities, represented
key fators in the reognition and diusion of the method for quantitative and preditive
analysis [128, 289, 290℄.
Aurate modeling of quantum nanodevies should inlude the apability to reprodue:
interferene eets, quantum mehanial tunneling, disrete energy levels due to quantum
onnement and sattering mehanisms (mainly eletron-phonon and eletron-eletron).
In this setion, the general approah and the features inluded in the UTOXPP PS
solver are detailed. Furthermore, the following setions present few testases onduted
on strutures based on III-V semiondutor ompounds, providing insight on the highs and
lows of the NEGF method.
A 1D system formed by grid/lattie points separated by a spaing ∆x and oupled with
their nearest neighbors only, is haraterized by a tri-diagonal Hamiltonian:
(E −Ψ)H = 0⇒
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
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• • •
• • •
−tq−1,q−2 E − ǫq−1 −tq−1,q
−tq,q−1 E − ǫq −tq,q+1
−tq+1,q E − ǫq+1 −tq+1,q+2
• • •
• • •




•
•
Ψq−1
Ψq
Ψq+1
•
•


= 0.
In this expression E is the arrier energy, Ψq is its wavefuntion at the grid point q, while
the diagonal and o-diagonal terms ǫq and tq,q+1 indiate the potential and the interation
with the nearest neighbour points. In a uniform grid and for Hermitian Hamiltonians, one
has:
t = tq,q+1 = tq+1,q = − ~
2
2mq∆x2
ǫq = Vq +
~
2
mq∆x2
(C.1)
with Vq potential and mq onnement eetive mass at point q. The approah an be
extended to any multi band EMA or k.p model. In ase of full band approahes eah
element in the Hamiltonian is represented by a blok matrix.
Any nanodevie an be divided in three regions: the ative devie region with a variable
potential prole and the right/left semi-innite leads/ontats having onstant potential
ǫR/ǫL applied, respetively. To solve the innite-dimensional matrix representing the total
Hamiltonian of the system, the inuene of the right and left semi-innite leads an be
folded into the rst and last points of the devie region [290℄. It an be demonstrated that
after this modiation the innite system redues to a nite n-dimensional system in the
form:
AΨ
(L)
D = iL, (C.2)
where the wave funtion Ψ
(L)
D in the devie due to waves inident from the left lead be
obtained. In Eq. C.2, matrix A is:
A = EI −H − Σlead, (C.3)
where Σlead is the self-energy matrix representing the inuene of left and right leads on
the devie. Due to lead folding on the rst and last point, only the rst and last elements
of the matrix are non zero:
Σlead1,1 = td,le
ikl∆xt−1l tl,d = ΣL(E),
Σleadn,n = td,re
ikr∆xt−1r tr,d = ΣR(E), (C.4)
(C.5)
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where kl/kr and td,l/td,r are the wavevetors and the interations with the devie points in
the left/right ontats, respetively. The vetor iL in Eq. C.2 has only the rst element
non zero and equal to −2itd,l sin(kl∆x). Similar onsiderations ould be applied for the
waves inident from the right lead leading to:
AΨ
(R)
D = iR. (C.6)
Sine the Green's funtion G of the onsidered devie an be written as:
AG = I, (C.7)
one nds:
Ψ
(L)
D = GiL,
Ψ
(R)
D = GiR. (C.8)
The system of Eq. C.7 an be solved by inverting the matrix A or by using a reursive
algorithm that only omputes for the terms on the three diagonals of elements of G [290℄.
In partiular, with the latter numerial tehnique suitable for inverting blok-tridiagonal
matrixes, we extended the EMA approah to full band struture models.
Additionally, in a ballisti system where sattering elements are not inluded, the de-
termination of the wave funtion an be performed only knowing the rst and last olumns
of G. The loal density of states due to waves inident from left and right leads an be
thus alulated for eah grid and energy point having:
LDOSL(q, E) =
Gq,lΓL(E)(G
†)l,q
π
,
LDOSR(q, E) =
Gq,rΓR(E)(G
†)r,q
π
, (C.9)
with G† the Hermitian onjugate of the Green's funtion and:
ΓL(E) = −2Im [ΣL(E)] ,
ΓR(E) = −2Im [ΣR(E)] . (C.10)
For inelasti systems, eletron-phonon interation should be onsidered to take into
aount sattering events. This leads to a matrix of in-sattering self-energies, whose
element at point q and energy E an be expressed by:
Σinphq,q = Dq
[
nB(~ωph)G
n
q,q(E − ~ωph) + (nB(~ωph) + 1)Gnq,q(E + ~ωph)
]
, (C.11)
with nB the Bose-Einstein oupation fator, ~ωph the phonon energy, Dq the deformation
potential for eletron-phonon sattering, and Gnq,q the eletron orrelation funtion at point
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q. The latter quantity is orrelated to the eletron density in q with:
Gn(E) = G(E)Σin(E)G†(E),
nq(E) = 2
Gnq,q(E)
2π
, (C.12)
Similarly out-sattering self energies Σoutphq,q, where the hole orrelation funtion G
p
is
onsidered, an be alulated. Introduing the sattering omponents in Eq. C.7, the
Green's funtion G in the devie is nally alulated solving:
[EI −H − Σlead − ΣPhonon(E)]G = I, (C.13)
It an be seen that due to the dependene of Eq. C.11 on the density, one needs to
iteratively solve for the Green's funtion and self-energies. Subsequently, the arrier density
alulated from Eq. C.12 is injeted in Poisson's equation to determine the new potential
prole. The proess is iterated until onvergene is ahieved. The addition of phonon
sattering in the Green's funtion equation presently remains a ontroversial subjet due
to the approximations introdued on determining ωph and Dq.
The urrent density ow from the left lead into the devie is omputed with:
JL =
q
~
∫
dE
2π
Tr[i(G1,1(E)−G†1,1(E))ΣinL (E)−Gn1,1ΓL(E)]. (C.14)
In the phase oherent limit (absene of sattering) the onventional Landauer-Buttiker
formula is valid and the transmission an be omputed using:
T (E) = J(E)/(fL(E)− fR(E)), (C.15)
where fL(E) and fR(E) are the Fermi-Diraq distributions in the left and right leads of the
struture.
(ii) Quantum transmission of a potential barrier
In Chapter 2, we applied the NEGF method to the alulation of the barrier transmission
of tunnel oxides and ONO staks in ash strutures. In this setion, we highlight the
exibility of the tool to deal with III-V ompounds and dierent quantum strutures suh
as resonant tunneling diodes, quantum wells and potential barriers.
The trasmission of several potential barrier ongurations and the dependenies on the
barrier thikness and height has been omputed using the NEGF solver. As a title of
example, we onsider a 50nm GaAs struture, with a 10nm Al0.3Ga0.7As barrier in the
middle. The multi-band struture of the three materials has been inluded in the material
parameters denition. In partiular, for eletrons both the materials are haraterized by
the three valleys Γ, ∆ and L whih have been treated independently with an EMA for
the analysis of the transmission and the LDOS ontributions. Figure C-12(a) shows the
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barrier prole for Γ for the simulated struture. The alulated ondution band oset is
around 0.36eV. In Figure C-12, the alulated LDOS is also shown as a funtion of the
position and energy for the three valleys. Resonane states, where the LDOS peaks, are
strongly aeted by the onnement masses and by the barrier height. Figure C-13(a)
reports the transmission of the barrier where the three valleys at as independent hannels
in the ondution. In (b) the dependene on the barrier height for eletrons in Γ is shown.
Semilassial alulations, suh as the WKB approah, would lead to T (E) = 1 when
the energy is higher than the potential step. In the alulated transmission, quantum
resonanes ause osillations in the transmission for energies higher than the barrier height.
It an be shown [241℄ that the exat analytial solution, valid for ideal square barriers when
no potential is applied, exellently mathes the numerial results.
Figure C-12  (a) In line, ondution barrier prole for eletrons in Γ versus the position in the struture.
Colour plot of the alulated loal density of states in logarithmi sale for Γ (a), ∆ (b) and L ()
eletrons at room temperature in a struture having a 10nm-thik Al0.3Ga0.7As barrier separating two
GaAs regions. In (a) the barrier prole is also shown.
(iii) Quantum well onnement
Quantum onnement eets an be analysed as well in quantum well strutures. In this
view, SiO2/Si/SiO2 strutures are simulated with the NEGF solver varying the width of
the quantum well D from 1nm to 5nm. Figure C-14 shows the LDOS in the struture
as a funtion of energy and depth in the devie; quantum onnement of the eletrons
indiates the inrease of the level separation when the width dereases. All the levels are
haraterized by the presene of a harateristi penetration of the wavefuntion in the
oxide whih inreases as energy raises.
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Figure C-13  (a) Barrier transmission as a funtion of arrier energies for eletrons in Γ, ∆ and L ele-
trons at room temperature. (b) Barrier height ΨAl and thikness TAl dependene of the transmission
for eletrons in Γ.
Figure C-14  LDOS vs. depth and energy in logarithmi sale for three quantum well strutures
simulated with the NEGF solver for ∆Z eletrons and varying the width of the devie.
(iv) Quantum resonanes in Resonant tunnelling diodes
Resonant Tunnelling Diode (RTD) strutures are investigated simulating a 30nm / 40nm
/ 30nm Al0.3Ga0.7As/GaAs/Al0.3Ga0.7As struture for Γ eletrons at dierent voltage bias
onditions. The double barrier struture is the ative intrinsi area of the devie and
is surrounded by two lightly n-doped GaAs regions forming the leads. The band oset
is around 0.3eV for Al0.3Ga0.7As/GaAs strutures. Quantum onnement ours in the
GaAs layer. Tunnelling an our only when the Fermi level of one of the leads is aligned
with the quantized level in the GaAs layer. Strong quantum resonanes are notieable in
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the barrier transmission at several voltage biases (Figure C-16(a)). This phenomenon is
reeted on the tunneling urrent density in (b) where a peak is notied at 0.2V when the
Fermi level is aligned with the lowest quantum well resonane [291℄. The urrent density
is also dependent on the density of states of the right ontat.
Figure C-15  LDOS vs. depth and energy in a RTD struture simulated for two bias onditions with
the ballisti NEGF model.
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Figure C-16  (a) Double-barrier transmission of eletrons as a funtion of their energy for dierent
bias voltage onditions. The two resonant states an be notied. The tunneling urrent density in (b)
peaks when the lowest quantum resonane is aligned with the Fermi level in the right ontat. Ballisti
elasti transport has been onsidered in this study. Similar onsiderations apply to inelasti trasport
taking into aount sattering eets.
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C.4 Graphial User Interfae
Given the omplexity of the inluded physial models, where often the denition of a large
number of parameters is required, a graphial user interfae has been implemented to
improve the user-friendliness of the tool. The interfae, based on Qt C++ and OpenGL
libraries [292℄, also makes possible the generation of high denition plots for reporting
purposes. Some sreenshots of the interfae have been illustrated in the following.
Figure C-17  Sreen-shot illustrating the
main window of the UTOXPP graphial
user interfae whih has been implemented
to improve the user-friendliness of the tool.
Portability is for both Win32 and X11
Linux/Unix systems.
C.5 Conlusion
A new TCAD modeling tool inluding advaned models for band struture and devie
simulation has been presented. It permits the investigation of the eets of tehnologial
boosters ommonly used in advaned nanosale CMOS tehnologies, the evaluation of
quantum onnement and tunneling in omplex heterostrutures, the investigation of band
struture deformation and devie eletrostatis in strained alloys and of impat of defets
in oxide layers with a rigorous multiphonon approah. Inluding both a DC, AC and
transient model, it permits to perform devie simulations in most of the devie operating
onditions and an be used for validating or extrating simpler empirial models based on
ompat approahes. The graphial user interfae strongly improves the user-friendliness
and portability of the tool, while eient tehniques have been adopted for multithreading
and parallel alulation.
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Figure C-18  The user follows the modeling ow progressively dening the dierent parameters required.
The rst step requires seleting a struture onguration and dening the geometrial and eletrial
properties of the same. The predened ongurations inlude a wide range of devies, from MOS
apaitors to HKMG FD-SOI or ash devies. A ustom onguration an be dened by the user.
Figure C-19  Physial dimensions, meshing, material properties, doping, xed harges or strain an
be dened for eah layer.
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Figure C-20  The user an review the struture properties and parameters by plotting the dierent
quantities before launhing a simulation. Material and strain properties in heterostrutures an also be
veried.
Figure C-21  Spatial and energy distributions of defets an be dened and simulated with the MPA
harge trapping model. In this example two Gaussian distributions have been represented. Surfae
olour plots as well as 2D uts, help the user in the denition and alibration proedure.
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Figure C-22  Having dened a devie struture, the user desribes the regions where the Shrödinger
solver (k.p or NEGF) should ompute the harge. Commonly regions where highly quantization ours
are delared, but the user might also be interested in alulating the quantum harge in the gate
layer or aross an entire energy barrier, for example when assessing the QBS tunneling urrent. Band
strutures models are also hosen, from EMA approahes to full-band k.p models.
Figure C-23  The tab Tunneling barriers is used to desribe the potential barriers for quantum tun-
nelling urrent alulation. In this view, the user denes the geometry of the region and the meshing
in spae. A WKB or a NEGF model for the transmission of the barrier an be hosen. The models
for the arrier distribution of the two reservoirs are hosen indiating if the QBS omponent should be
onsidered in the alulation.
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Figure C-24  The tab run is used to review the parameters and launh the simulation. Multithreading
alulation is supported on the bias points. In partiular, in this example, the RTD struture is simulated
for a voltage sweep from -1V to +1V with voltage step of 0.1V, and dividing the overall simulation
in 4 subintervals whih are handled by separate proesses. Sine a NEGF solution is needed for this
struture, multithreading on the energy levels has been enabled at eah voltage point. Two threads
per window are running in parallel.
Figure C-25  Data postproessing is performed in tab Postproessing where results for eah simulated
point an be plotted. Data that an be plotted inlude: harge and voltage distribution in the devie,
band diagram, eletrial eld, barrier transmission, arrier wavefuntions, quantization energy levels,
et.
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Figure C-26  Output results ould be postproessed in a 2D form or in olour surfae plots. In this
graph, the LDOS alulated for e− and h+ on the tunneling oxide barrier are shown. Furthermore,
the entire evolution of the band diagram and harge distribution ould be shown for dierent bias
onditions.
Figure C-27  The GUI inludes also a spei tool for dening voltage pulses and handling transient
simulations. Both sinusoidal and square box pulses ould be applied, ontrolling all the parameters,
number of points and linear/logarithm repartitions on the voltage plateaux. Parameter sweeps ould
be also dened for harge pumping simulations.
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Figure C-28  Open-GL libraries ould be used to plot ontour surfae plots or visualize the band
struture of the material in 3D.
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Appendix D
Charge trapping eets: a modeling
study
D.1 Introdution
In this Annex, a modeling study has been performed to investigate the eets of model
and trap distribution parameters on the eletrial harateristis of a degraded devie.
The methodology based on the non-radiative multiphonon-assisted harge trapping model
of Chapter 3 and from [75℄ is adopted to ompare the parameter sensitivity of three widely
diused haraterization methods: impedane analysis (Setion D.2), TAT haraterization
(Setion D.3) and MFCP extration (Setion D.4). This permits a simpler and eetive
extration of trap onentrations in aged devies and a ritial omparison of the methods.
D.2 AC analysis
The extension of the probed region determined from AC harateristis is rstly analysed
to determine the impat of the trap model parameters, suh as the Huang Rhys fator S
and the ritial eld FC in Eq. 3.7. In the following simulations, the TOX = 50Å NMOS
devie of Figure 3-9(f) has been used as a referene. Figure D-1 indiates that the probed
region in AC is strongly redued towards the Si ondution and valene band edges for
high values of the Huang-Rhys fator S of Eq. 3.8, while for values around 10 the region
extension is maximum. The energy dependene is not hanged for smaller values of S.
Similar onsiderations ould be applied to the dependene on the ritial eld FC . The
inrease of the ritial eld FC auses a slight redution of the maximum oxide depth at
whih defets an be sanned. This eet is highlighted in Figure D-2. The relevane of
using a non-zero FC for Pb enters an be questionable. Indeed, the exponential dependene
of the rates on the eld has been assoiated to deeper E ′ border defets [184℄. However, due
to self-onsistene, the trapped harge and the wavefuntion penetration in the oxide redue
the eletri eld at the interfae and the prefator in Eq. 3.7 tends to 1. Consequently,
the inuene of FC on the CV probed region extension an be onsidered negligible for
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interfae defets in thik oxides.
Figure D-1  Probed region alulated using Eq. 3.33 at 1kHz and varying the value of the Huang-Rhys
fator S from 5 to 50. While for S around the deade, only variations in depth are identiable and
defets plaed in energy near the Si midgap an be sanned, higher values of this parameter drastially
redue the probed region and onsequently the trap apaitive response. Arrows indiate the shrinking
of the probed region for inreasing values of S.
Figure D-2  Probed region with AC tehnique as a funtion of oxide depth and trap energy, alulated
using Eq. 3.33 at 1kHz and for dierent values of ritial eld FC . Marginal variations in depth are
visible. The Si/SiO2 interfae is plaed at depth x=0nm, while the ondution and valene band edges
of Si orrespond to 0eV and 1.2eV, respetively. Arrows indiate the depth dependene of the probed
region with FC .
The region that an be probed using an AC pulse has also been alulated for three
temperatures at ν = 1kHz, and evidened how at high temperatures almost all midgap
defets an be sanned (Figure D-3). Only the energy-dependene of the probed region
distribution hanges, while in oxide depth the inrease is less pronouned.
Model parameters dependenies have also been investigated studying the eets of the
ritial eld FC and Huang-Rhys fator S in Eq. 3.7 on the hannel and bulk trap apa-
itane omponents CTGC and C
T
GB. Marginal variations are notied when FC is redued,
while an inrease of S redues the frequeny pole. This eet is assoiated to the redu-
tion of the probed region towards the ondution/valene band edges previously shown in
Figure D-1.
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Figure D-3  Temperature dependene of the probed region, simulated using a small-signal at 1kHz
and plotted as a funtion of trap energy and trap position in the oxide. The Si/SiO2 interfae is plaed
at depth x=0nm, while the ondution and valene band edges of Si orrespond to 0eV and 1.2eV,
respetively. Arrows indiate the energy dependene of the probed region with temperature.
Figure D-4  Simulated trap apaitanes CTGB and C
T
GC on the devie having TOX = 50Åversus
applied gate voltage and small-signal frequenies, alulated for dierent values of the ritial eld
FC (left) and Huang-Rhys fator S (right). In both the ases trap apaitive response inreases from
high (1MHz) to lower frequenies (1kHz). Arrows indiate the derease of the response for inreasing
frequenies.
The dependene of the gate apaitanes on trap distribution proles and modeling
parameters has been investigated adopting a bivariate Gaussian distribution to model the
spatial and energeti trap distributions in the oxide layer:
NT (x, ET ) =
nT0
2πσxσE
exp
(
−1
2
[
(x− xT )2
σ2x
+
(ET − ET0)2
σ2E
])
(D.1)
Eah distribution parameter has been independently varied around the extrated refer-
ene values in Chapter 3. Considering the amphoteri nature of Pb enter interfae defets,
for inreasing values of NT , the threshold voltage Vth and at-band simulated Vfb voltage
streth-outs are subjet to an inrease. Simulations of the gate apaitane for three trap
onentrations (Figure D-5) also show the inrease of the parasiti frequeny peaks on the
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total gate apaitane CGG for higher NT .
Figure D-5  Simulated gate apaitane for the 50Å devie plotted in olor as a funtion of the applied
gate voltage and the small signal frequeny for dierent total trap onentrations. The inrease of the
defet onentration indues an inrease of the streth-out in both inversion and aumulation and an
inrease of the parasiti trap apaitanes in depletion.
Defets loated far away from the Si/SiO2 interfae having smaller C/E rates do not
follow the small-signal omponent of the applied AC voltage and thus their response is
visible only at low frequenies. In Figure D-6, the mean depth of the distribution xT has
been inreased from 1Å up to 10Å from the Si/SiO2 interfae. Consequently, the trap
parasiti omponent strongly dereases, i.e. lower frequenies are required to ahieve the
same frequeny response of deeper poles. Sine a total onstant onentration of defets
is maintained and onsidering the probed region minimally aeted by the dierent defet
harging in the dieletri, the trap onentration in the sanned region and their response
derease. Similar eets are also visible when the spatial variane σx of the distribution is
inreased from 1Å to 10Å. In this ase, a larger spreading of the parasiti pole and of its
frequeny-dependene also ours (Figure D-7). Indeed, when inreasing the trap variane,
the defets are more spread in the dieletri depth, resulting in the onvolution in the trap
response of a wide range of ut-o frequenies.
The mean position in energy ET0 aets both the position of the AC peak and its
voltage dependene. Due to the energy dependene of the C/E rates [218℄, traps plaed
near the Si valene band inuene the bulk apaitane in aumulation, while, for defets
plaed near the Si ondution band, a parasiti apaitane is added in weak inversion on
the CGC apaitane. Please notie that the pole frequeny in this ase is not aeted.
Eets similar to Figure D-7 are found when modifying the variane in energy, whih
spreads the frequeny poles as previously shown for σX .
D.3 TAT analysis
The trap model parameters have a onsiderable impat on the TAT harateristis, due
to their exponential eets on the apture/emission trapping rates. Given the variation of
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Figure D-6  Simulated gate apaitane as a funtion of the applied gate voltage and the small signal
frequeny, varying the depth xT of the trap onentration. Deeper defets respond to lower frequenies
and onsequently when the defet depth is inreased the apaitane response is redued.
Figure D-7  Same simulation setup as for Figure D-6, but inreasing the variane of the spatial Gaussian
distribution. In addition to the derease of the trap apaitive response, the ut-o frequenies are
more spread and the identiation of a single pole is more diult.
the probed region extension in the dieletri, the inuene of the model parameters is also
strongly dependent on the trap distribution prole.
Also in this ase, the spatial/energeti prole is maintained onstant and the impat of
model parameters is analysed. Figure D-9 depits the gate urrent omponents versus the
applied gate voltage for dierent values of the ritial eld FC (left) and the Huang-Rhys
fator S (right). The ritial eld indues a variation of the voltage dependene of the TAT
omponent: for high ritial elds, and at high oxide elds, the apture/emission rates are
exponentially redued, lowering the total urrent ontribution. For inreasing values of S,
the urrent exponentially inreases due to the inrease of the peak of the probed region
with VG.
The eets of the distribution prole variations are studied. The total trap onentra-
tion is maintained onstant to ahieve similar devie eletrostatis to all the variations. For
the onsidered distribution prole of E ′ defets, the urrent is shown to inrease when ET0
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Figure D-8  Same simulation setup as for Figure D-6, but varying the mean position ET0 of the
distribution in energy. When defets are in proximity of the Si valene band the hole ontribution in
aumulation and depletion is dominant. Defets near the Si ondution band mostly ontribute to
the inrease of the hannel apaitane omponent in weak inversion.
Figure D-9  Simulated TAT urrent density vs. applied bias for dierent values of the ritial eld FC
(left) and Huang-Rhys fator (right).
is varied from 1.5eV to 0.9eV, as the distribution enters towards the probed region and a
larger amount of defets partiipate to TAT (Figure D-10(left)). The defet depth inrease
indiated in the bottom plot also results in an inrease of the TAT urrent, onrming
that defets in the middle of the oxide have a major role in ontributing to TAT. This last
dependene is more pronouned for distributions having small spatial varianes. The plots
presented in Figures D-9 and D-10, where the inuene of the parameters remains diult
to be interpreted, indiate how an aurate defet extration should mostly rely on the
determination of the probed region.
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Figure D-10  TAT urrent density vs. applied bias varying the mean energy and spatial position (left
- ET0; right - xT of the defet distribution).
D.4 Charge pumping analysis
A development similar to the one presented in Setions D.2 and D.3 has also been performed
onsidering multi-frequeny harge pumping haraterization. Also in this ase, a devie
having 5nm of oxide thikness has been adopted as a referene for evaluating both the
probed region and the harge pumping urrent in dierent bias ongurations.
The CP probed region depends on the ritial eld FC and on the Huang-Rhys fator
S. An inrease of FC auses midgap C/E rates to derease, with a orresponding redution
of the sanned area (Figure D-11). The inuene of FC on the probed region inreases for
deeper defets, due to the non-uniform eld distribution in the oxide layer when traps are
introdued. This is only taken into aount when self-onsistene in the devie eletrostatis
is onsidered. The probed region variation that is represented in Figure D-12 for dierent
values of S is assoiated to the inrease of the C/E frequenies as well.
Figure D-11  Dependene of the probed
region in CP analysis with the ritial eld
FC plotted at Vlow = −1V , ν=10kHz and
Vsw = 2.5V . The Si/SiO2 interfae is
plaed at depth x=0nm, while the ondu-
tion and valene band edges of Si orre-
spond to 0eV and 1.2eV, respetively.
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Figure D-12  Dependene of the probed region in CP analysis with the Huang-Rhys fator S plotted
at Vlow = −1V , ν=10kHz and Vsw = 2.5V . The Si/SiO2 interfae is plaed at depth x=0nm, while
the ondution and valene band edges of Si orrespond to 0eV and 1.2eV, respetively.
Figure D-13 shows the dependene of the harge pumping urrent with the trap spatial
prole parameters: in the left plot, the inrease of the spatial variane auses the smoothing
of the trap pole frequeny sine deeper traps have lower C/E rates, while on the right the
urrent variation with trap depth xT is indiated. Consequently traps that are not inluded
in the probed region do not ontribute to the CP urrent, whih strongly dereases. In
Figure D-14 the position of the trap distribution prole in energy is varied from the edge
of the Si ondution band to the edge of the Si valene band. The maximum response is
ahieved when the defet distribution is entered in the midgap. This is in aordane with
the previously shown symmetry of the probed region in energy. Figure D-14 also shows the
dependene on the total defet onentration. At higher onentrations the peak is more
pronouned due to harging eets and self-onsisteny.
Large variations have been notied on the harge pumping urrent simulated over a
broad range of temperatures, and presented in Figure D-15. This dependene has been
attributed to the strong variations of the sanned region extension versus temperature.
Indeed for low and moderate voltages, the region is enlarged for inreasing temperatures,
while it tends to saturate at higher temperatures, due to the inreased probability of C/E
of arriers of the same type in proximity of ESiC and E
Si
V .
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Figure D-13  CP urrent vs. Vlow varying the variane (left) and the mean position of the spatial
distribution of defets (right). For these simulations Vsw = 2.5V and ν =1kHz.
Figure D-14  CP urrent vs. Vlow varying the variane of the average energeti position of the prole
(left) and the total defet onentration (right). For these simulations Vsw = 2.5V and ν =1kHz.
Figure D-15  Charge pumping urrent vs.
Vlow as a funtion of temperature. Saturation
ours for some voltage biases when temper-
ature inreases, due to the extension of the
probed region in the oxide layer whih satu-
rates at higher temperatures.
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Figure D-16  Dependene of the CP urrent vs. Vlow voltage on the ritial eld FC in (left, in linear
sale) and Huang-Rhys fator S in (right, in logarithmi sale).
D.5 Conlusion
The analysis of the sensitivity to parameters represents an important aspet of a new model,
in partiular when their extration is relatively omplex, e.g. for the Huang Rhys fator
S, or when they are derived from empirial phenomena, e.g. for the ritial eld FC . For
border defets, we have been able to onlude that the dependene on FC is quite weak in
thik oxides. Considering the empirial nature of this parameter, this result is enouraging,
as the auray of the extrated defet prole would not signiantly depend on the value
of FC . On the other hand, TAT urrent shows a large variation with both FC and S and
thus additional extration of these two parameters need to be performed with alternative
tehniques. The relative importane of these parameters is expeted to inrease in future
tehnologies exploiting novel oxide staks.
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